Best NanoTech
Senior Engineer Flip Chip Packaging Location: Dholera Gujarat Employment Type: Full-Time Industry: Semiconductor Manufacturing / Advanced Packaging Experience: 5 10 Years Role Overview The Senior Engineer Flip Chip Packaging will lead the development qualification and manuf
Senior Engineer Flip Chip Packaging Location: Dholera Gujarat Employment Type: Full-Time Industry: Semiconductor Manufacturing / Advanced Packaging Experience: 5 10 Years Role Overview The Senior Engineer Flip Chip Packaging will lead the development qualification and manuf
Best NanoTech
DFT Engineer (DFT Feature Verification) - 3 5 Years Location: Hyderabad India Work type: Full-time Role Overview We are looking for a DFT Engineer (3 5 years) to work on DFT feature verification at SoC/ASIC level. The role focuses on building and executing verification for DFT-r
DFT Engineer (DFT Feature Verification) - 3 5 Years Location: Hyderabad India Work type: Full-time Role Overview We are looking for a DFT Engineer (3 5 years) to work on DFT feature verification at SoC/ASIC level. The role focuses on building and executing verification for DFT-r
Best NanoTech
Lead / Senior Design Verification Engineer (SoC) 7 Years Location: Pune India Experience: 7 years (relevant SoC DV) Role Summary Own and drive SoC Design Verification for complex IP/subsystem/SoC programs. You will manage verification execution build scalable verification enviro
Lead / Senior Design Verification Engineer (SoC) 7 Years Location: Pune India Experience: 7 years (relevant SoC DV) Role Summary Own and drive SoC Design Verification for complex IP/subsystem/SoC programs. You will manage verification execution build scalable verification enviro
Lead Engineer Software Development (Viado Design Suite / FPGA EDA) Experience: 12 years Location: Hyderabad (On-site/Hybrid as per business need) Employment Type: Full-time Role Overview We are hiring a Lead Engineer to contribute to the Viado Design Suite software development tea
Lead Engineer Software Development (Viado Design Suite / FPGA EDA) Experience: 12 years Location: Hyderabad (On-site/Hybrid as per business need) Employment Type: Full-time Role Overview We are hiring a Lead Engineer to contribute to the Viado Design Suite software development tea
Best NanoTech
SoC Design Engineer Junior Level (ASIC / SoC) Experience: 3 5 Years Location: Bengaluru India Employment Type: Full-time Education B.E./ or M.E./ in Electronics Electrical Computer Engineering or a related discipline. Role Overview We are seeking a SoC Design Junior Engineer wit
SoC Design Engineer Junior Level (ASIC / SoC) Experience: 3 5 Years Location: Bengaluru India Employment Type: Full-time Education B.E./ or M.E./ in Electronics Electrical Computer Engineering or a related discipline. Role Overview We are seeking a SoC Design Junior Engineer wit
SoC Design Lead Engineer ASIC / SoC (ARM-Based Platforms) Experience: 10 15 Years Location: Bengaluru India Employment Type: Full-time Education B.E./ or M.E./ in Electronics Electrical Computer Engineering or a related field. Role Overview We are seeking an accomplished SoC Des
SoC Design Lead Engineer ASIC / SoC (ARM-Based Platforms) Experience: 10 15 Years Location: Bengaluru India Employment Type: Full-time Education B.E./ or M.E./ in Electronics Electrical Computer Engineering or a related field. Role Overview We are seeking an accomplished SoC Des
Best NanoTech
Analog Layout Engineer (4 6 years) Bengaluru About the role You will independently convert schematics into well structured device cell and block level analog/mixed signal layouts using Cadence Virtuoso working closely with senior layout and analog design engineers. You
Analog Layout Engineer (4 6 years) Bengaluru About the role You will independently convert schematics into well structured device cell and block level analog/mixed signal layouts using Cadence Virtuoso working closely with senior layout and analog design engineers. You
Best NanoTech
Senior Analog Layout Engineer (6-8 Years of Expereince) Bengaluru About the Role The Senior Analog Layout Engineer owns complex AMS and custom digital block layouts within the SoC flow delivering PV clean production ready designs in advanced CMOS. You will translate s
Senior Analog Layout Engineer (6-8 Years of Expereince) Bengaluru About the Role The Senior Analog Layout Engineer owns complex AMS and custom digital block layouts within the SoC flow delivering PV clean production ready designs in advanced CMOS. You will translate s
Best NanoTech
Lead Analog Layout Engineer (10 15 Years) Bengaluru About the Role We are seeking a Lead Analog Layout Engineer to spearhead the custom layout implementation for analog/mixed-signal (AMS) modules and custom-digital blocks within our SoC this role you will be responsible for
Lead Analog Layout Engineer (10 15 Years) Bengaluru About the Role We are seeking a Lead Analog Layout Engineer to spearhead the custom layout implementation for analog/mixed-signal (AMS) modules and custom-digital blocks within our SoC this role you will be responsible for
Best NanoTech
Job Title: SoC Design Engineer (ARM / RTL / Integration) Experience: 6 10 Years Location: Hyderabad / Bengaluru India Employment Type: Full-Time Domain: Semiconductor ASIC AI SoC Design About the Role We are looking for a highly motivated SoC Design Engineer with strong front-end
Job Title: SoC Design Engineer (ARM / RTL / Integration) Experience: 6 10 Years Location: Hyderabad / Bengaluru India Employment Type: Full-Time Domain: Semiconductor ASIC AI SoC Design About the Role We are looking for a highly motivated SoC Design Engineer with strong front-end
Best NanoTech
Job Summary We are looking for a skilled Design for Test (DFT) Lead Engineer with 4 6 years of hands-on experience in ASIC/SoC development. The ideal candidate will drive DFT architecture ATPG execution and test coverage improvement while collaborating closely with design physical i
Job Summary We are looking for a skilled Design for Test (DFT) Lead Engineer with 4 6 years of hands-on experience in ASIC/SoC development. The ideal candidate will drive DFT architecture ATPG execution and test coverage improvement while collaborating closely with design physical i
Best NanoTech
Job Overview We are hiring Physical Design (PD) trained fresh graduates who are passionate about VLSI and semiconductor design. This opportunity is ideal for candidates who have completed Physical Design training from reputed VLSI institutes and are eager to start their careers workin
Job Overview We are hiring Physical Design (PD) trained fresh graduates who are passionate about VLSI and semiconductor design. This opportunity is ideal for candidates who have completed Physical Design training from reputed VLSI institutes and are eager to start their careers workin
Best NanoTech
Job Overview We are looking for DFT-trained fresh graduates who are passionate about VLSI and semiconductor design. This role is ideal for candidates who have completed professional VLSI/DFT training from reputed institutes such as Maven or similar and are eager to begin their career
Job Overview We are looking for DFT-trained fresh graduates who are passionate about VLSI and semiconductor design. This role is ideal for candidates who have completed professional VLSI/DFT training from reputed institutes such as Maven or similar and are eager to begin their career
Best NanoTech
Job Title DFT Lead Engineer (ASIC / SoC Location Hyderabad / Bengaluru Employment Type Full-time Job Summary We are looking for an experienced DFT Lead Engineer to lead and execute Design-for-Test (DFT) activities for advanced ASIC/SoC projects. The ideal candidate will own end-to-end
Job Title DFT Lead Engineer (ASIC / SoC Location Hyderabad / Bengaluru Employment Type Full-time Job Summary We are looking for an experienced DFT Lead Engineer to lead and execute Design-for-Test (DFT) activities for advanced ASIC/SoC projects. The ideal candidate will own end-to-end
Best NanoTech
Lead Design Verification Engineer Role Overview We are looking for a hands-on Lead Design Verification Engineer to spearhead our functional verification this role you will not only architect complex verification environments from the ground up but also lead and mentor a talented team
Lead Design Verification Engineer Role Overview We are looking for a hands-on Lead Design Verification Engineer to spearhead our functional verification this role you will not only architect complex verification environments from the ground up but also lead and mentor a talented team
Best NanoTech
Job Description: Physical Design Lead Engineer Role Summary We are seeking a highly skilled Physical Design Lead Engineer to spearhead the physical implementation of our next-generation ASIC and SoC projects. You will be responsible for the entire journey from RTL handoff to GDSII del
Job Description: Physical Design Lead Engineer Role Summary We are seeking a highly skilled Physical Design Lead Engineer to spearhead the physical implementation of our next-generation ASIC and SoC projects. You will be responsible for the entire journey from RTL handoff to GDSII del
Best NanoTech
Job Title: Design Verification Engineer (UVM/SoC) Role Summary We are seeking a detail-oriented Design Verification Engineer to join our hardware engineering team. You will be responsible for the full functional verification lifecycle of complex IP blocks and SoCs. Your primary focus
Job Title: Design Verification Engineer (UVM/SoC) Role Summary We are seeking a detail-oriented Design Verification Engineer to join our hardware engineering team. You will be responsible for the full functional verification lifecycle of complex IP blocks and SoCs. Your primary focus
Best NanoTech
Job Title: Operations Executive Role Summary We are looking for a highly organized and proactive Operations Executive to manage the day-to-day administrative and logistical functions of our office. You will play a critical role in ensuring operational efficiency managing vendor relati
Job Title: Operations Executive Role Summary We are looking for a highly organized and proactive Operations Executive to manage the day-to-day administrative and logistical functions of our office. You will play a critical role in ensuring operational efficiency managing vendor relati
Best NanoTech
Job Title: Lead Analog Layout Engineer Role Summary We are seeking a Lead Analog Layout Engineer to spearhead the custom layout implementation for analog/mixed-signal (AMS) modules and custom-digital blocks within our SoC this role you will be responsible for delivering high-quality
Job Title: Lead Analog Layout Engineer Role Summary We are seeking a Lead Analog Layout Engineer to spearhead the custom layout implementation for analog/mixed-signal (AMS) modules and custom-digital blocks within our SoC this role you will be responsible for delivering high-quality
Best NanoTech
Lead Design Verification Engineer Role Overview We are looking for a hands-on Lead Design Verification Engineer to spearhead our functional verification this role you will not only architect complex verification environments from the ground up but also lead and mentor a talented team
Lead Design Verification Engineer Role Overview We are looking for a hands-on Lead Design Verification Engineer to spearhead our functional verification this role you will not only architect complex verification environments from the ground up but also lead and mentor a talented team