وظائف مهندس التحقق من التصميم في International

The GPU Design Verification team is responsible for verification of sub-blocks within Apple GPU. This role will grow your expertise in both software engineering as well as graphics hardware architecture and -architecture. As a member of this team you will be responsible for authoring المزيد...

As a CPU Verification Engineer owning the verification of a certain area of functionality in a CPU design you will have the following responsibilities: Work closely with architecture and RTL designers on verifying the functionality correctness of the design Develop and lead test plan المزيد...

Build block/subsystem/chip level testbench using outstanding DV methodologies. Build verification plan from specification and review with designers and systems engineers. Architect testbench with maximum reusability in mind and build UVM libraries. Generate directed and constrained ra المزيد...

Perform top-level verification for logic blocks in graphics processing unit (GPU) execute and track to test test bench components in System Verilog and Universal Verification Methodology (UVM) including checkers and top-level tests to validate chip level and maintain handle and m المزيد...

In this role you will: - Develop verification plans in coordination with design leads and architects.- Build and maintain portable verification test bench components and environments.- Generate directed and constrained random tests.- Run simulations and debug design and environmen المزيد...

As a Wireless Verification Engineer you will be at the core of our wireless products success bridging domains driving collaborations and developing verification solutions to ensure excellent this role you will take on verification of controllers blocks subsystems protocols low power المزيد...

As a Design Verification Engineer on our team youll be at the center of the verification effort within our silicon design group responsible for crafting and productizing state-of-the-art Wireless SoCs! This position comes with responsibility for pre-silicon RTL verification of block a المزيد...

Understand details of High-Efficiency SOC Architecture standard SOC peripherals such as SPI I2C UART Timer DMA memory management schemes low power spec multi-processor systems DDR PCIe DDR Memory Controller Sub Systems USB PLL power up Secured Boot coverage-driven verification plans المزيد...

As a Wireless Verification Engineer you will be at the core of our wireless products success bridging domains driving collaborations and originating verification solutions to ensure excellent this role you will take on verification of cutting edge PHY modem hardware including major c المزيد...

As a Wireless Verification Engineer you will be at the core of our wireless products success bridging domains driving collaborations and originating verification solutions to ensure excellent this role you will take on verification of cutting edge PHY modem hardware including major c المزيد...

Through this experience you will learn all aspects of a large scale SOC design Complex verification test benches different types of SOC architectures multiple high speed protocols industry-standard low power architecture best in class DV methodology verification on accelerated platfor المزيد...

As part of a very dedicated team you will be at the heart of the chip design effort collaborating with all fields: Understand details of different types of architecture industry-standard low power architecture and build block / chip level testbench using best-in-class verification met المزيد...

As a member of Emulation verification team you will play a key role in using Emulation for verification of large Wireless SoCs. You will also be involved in the most cutting-edge technology of bringing in mixed signal models onto the Palladium platform. The overall work will involve p المزيد...

As a member of Emulation verification team you will play a key role in using Emulation for verification of large Wireless SoCs. You will also be involved in the most cutting-edge technology of bringing in mixed signal models onto the Palladium platform. The overall work will involve p المزيد...

As a formal verification engineer working the complete formal verification for single or multiple design blocks and IPs (CPU Cellular and Connectivity IP Audio and Image Processing IP Neural Networks IP Memory/DMA Controller Security IP Peripheral IP Interconnects Power management sub المزيد...

As a formal verification engineer working the complete formal verification for single or multiple design blocks and IPs (CPU Cellular and Connectivity IP Audio and Image Processing IP Neural Networks IP Memory/DMA Controller Security IP Peripheral IP Interconnects Power management sub المزيد...

As part of a very dedicated team you will be at the heart of the chip design effort collaborating with all fields: Understand details of different types of architecture industry-standard low power architecture and build block / chip level testbench using best-in-class verification met المزيد...

In this role you will: - Develop verification plans in coordination with design leads and architects.- Build and maintain portable verification test bench components and environments.- Generate directed and constrained random tests.- Run simulations and debug design and environmen المزيد...

Annapurna Labs (our organization within AWS Utility Computing) designs silicon and software that accelerates innovation. Customers choose us to create cloud solutions that solve challenges that were unimaginable a short time agoeven yesterday. Our custom chips accelerators and softwar المزيد...

Through this experience you will learn all aspects of a large scale SOC design Complex verification test benches different types of SOC architectures multiple high speed protocols industry-standard low power architecture best in class DV methodology verification on accelerated platfor المزيد...