Engineer II – Verification

Are you looking for a unique opportunity to be a part of something great Want to join a 17000-member team that works on the technology that powers the world around us Looking for an atmosphere of trust empowerment respect diversity and communication How about an opportunity to own a piece of a multi-billion dollar (with a B!) global organization We offer all that and more at Microchip Technology Inc.

People come to work at Microchip because we help design the technology that runs the world. They stay because our culture supports their growth and stability. They are challenged and driven by an incredible array of products and solutions with unlimited career potential. Microchips nationally-recognized Leadership Passage Programs support career growth where we proudly enroll over a thousand people annually. We take pride in our commitment to employee development values-based decision making and strong sense of community driven by our Vision Mission and 11 Guiding Values; we affectionately refer to it as the Aggregate System and its won us countless awards for diversity and workplace excellence.

Our company is built by dedicated team players who love to challenge the status quo; we did not achieve record revenue and over 30 years of quarterly profitability without a great team dedicated to empowering innovation. People like you.

Visit our careers page to see what exciting opportunities and company perks await!

Job Description:

The dsPIC Business Unit is seeking an Engineer II Verification to join verification team in Chandler Arizona. The successful candidate will be responsible for doing IP level pre-silicon verification. The role involves collaboration with team members in USA India and other global corporate teams.

Job Responsibilities:

• Develop and maintain UVM/SystemVerilog-based verification environments and Formal Tool based verification environments.
• Define test plans implement constrained-random and directed tests develop assertions coverage and drive coverage closure.
• Debug RTL and testbench issues perform root cause analysis and collaborate with design and architecture teams to resolve bugs.
• Analyze code and functional coverage metrics to ensure comprehensive verification closure.
• Work with product development team to integrate the UVM test bench and tests at the SoC level.
• Collaborate with Architect Design and applications groups to verify the products and IP requirements.
• Continuously improve verification methodology reuse and efficiency.

Requirements/Qualifications:

• Bachelors or Masters degree in electrical/Electronics/Computer Engineering or related field.
• Minimum 1-2 years of experience in ASIC/SoC functional verification.
• Hand on experience in SystemVerilog language assertions and UVM methodology.
• Hands-on experience in developing IP level SoC-level verification environments with UVM methodology.
• Good understanding of Digital Design RTL fundamentals and simulation/debug flows.
• Strong analytical and debugging skills.
• Excellent communication teamwork and problem-solving abilities.
• Highly motivated detail-oriented and committed to delivering quality results.

Travel Time:

Physical Attributes:

Physical Requirements:

Pay Range:

Benefits of working at Microchip

Microchip Technology Inc is an equal opportunity/affirmative action employer. All qualified applicants will receive consideration for employment without regard to sex gender identity sexual orientation race color religion national origin disability protected Veteran status age or any other characteristic protected by law.

For more information on applicable equal employment regulations please refer to the Know Your Rights: Workplace Discrimination is Illegal Poster.

To all recruitment agencies: Microchip Technology Inc. does not accept unsolicited agency resumes. Please do not forward resumes to our recruiting team or other Microchip employees. Microchip is not responsible for any fees related to unsolicited resumes.