Employer Active
Job Alert
You will be updated with latest job alerts via emailJob Alert
You will be updated with latest job alerts via emailAbout Marvell
Marvells semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise cloud and AI automotive and carrier architectures our innovative technology is enabling new possibilities.
At Marvell you can affect the arc of individual lives lift the trajectory of entire industries and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation above and beyond fleeting trends Marvell is a place to thrive learn and lead.
Your Team Your Impact
Built on decades of expertise and execution Marvells custom Processor/ASIC solution offers a differentiated approach with a best-in-class portfolio of data infrastructure intellectual property (IP) and a wide array of flexible business this unique role youll have the opportunity to work on both the physical design and methodology for future designs of our next-generation high-performance processor chips in a leading-edge CMOS process technology targeted at server 5G/6G and networking applications.What You Can Expect
This role is based in Singapore. You will work with both local and global team members on the physical design of complex chips as well as the methodology to enable an efficient and robust design process. This position also provides an exciting platform to engage with diverse engineering challenges within a collaborative and innovative environment at responsibilities include:Work with design teams across various disciplines such as Digital/RTL/Analog to ensure design convergence and integration in a timely designs with multi-voltage designs through all aspects of implementation (place and route static timing physical verification) using industry standard EDA with RTL design teams to drive assembly and design technical direction coaching and mentoring to junior employees and colleagues when necessary to achieve successful project scripts in Shell Python and TCL to extract data and achieve productivity enhancements through automation.What Were Looking For
To be successful in this role you must:Bachelors Masters or PhD degree in Electrical Engineering Computer Engineering or a related field.8 years of progressive experience in back-end physical design and verification. Expertise in full-chip & sub-hierarchy integrating and taping out large designs utilizing a digital design understanding of RTL to GDS flows and scripting skills in Perl tcl and understanding of digital logic and computer architectureKnowledge of communication skills and self-discipline contributing in a team with multi-voltage and low-power design techniques is a with Cadence Innovus is preferred.Additional Compensation and Benefit Elements
With competitive compensation and great benefits you will enjoy our workstyle within an environment of shared collaboration transparency and inclusivity. Were dedicated to giving our people the tools and resources they need to succeed in doing work that matters and to grow and develop with us. For additional information on what its like to work at Marvell visit our Careers page.
All qualified applicants will receive consideration for employment without regard to race color religion sex national origin sexual orientation gender identity disability or protected veteran status.
#LI-SYURequired Experience:
Staff IC
Full-Time