Mid-Level SoC Design Verification Engineer

• Hyderabad India
• Full-Time Onsite
• 6 8 Years

Looking for a Mid-Level SoC Verification Engineer with strong experience in ARM-based SoC verification and Arm Corestone platforms. The role involves subsystem verification UVM-based environment development protocol verification debugging and collaboration with design and architecture teams.

• Verify ARM-based SoC subsystems and integrations
• Develop DV test plans test benches and testcases
• Build SystemVerilog/UVM verification environments
• Perform functional verification and coverage closure
• Debug simulation and integration issues
• Work with AXI/AHB/APB-based subsystem verification
• Support gate-level simulation and low-power verification
• Collaborate with architecture RTL and ATE teams
• Generate VCD/FSDB files for power analysis and testing

• Bachelors/Masters degree in Electronics Electrical or Computer Engineering
• 6 8 years of SoC/ASIC verification experience
• Strong expertise in ARM architecture and AMBA protocols
• Hands-on experience with Arm Corestone platforms
• Good experience in SystemVerilog and UVM
• Familiarity with Cadence simulation tools
• Strong debugging and verification skills

• ARM Architecture
• Arm Corestone
• ASIC SoC Verification
• SystemVerilog / UVM
• AXI / AHB / APB Protocols
• Test Bench Development
• Functional Verification
• Cadence Tools
• Gate-Level Simulation
• C/C and Verilog
• AI/ML SoC exposure
• Low-power verification experience
• ATE pattern generation support
  
  #LI-SD1