Design Engineer- PNRSTA
Share
Job Location:
Monthly Salary:
Posted on:
21 hours ago
Vacancies:
1 Vacancy
Job Summary
Please Note:
1. If you are a first time user please create your candidatelogin account before you apply for a job. (Click Sign In > Create Account)
2. If you already have a Candidate Account please Sign-In before you apply.
Job Description:
IC Design Engineer : Place and Route (PNR) STA(Static Timing Analysis)
Broadcom Central Engineering Group is looking for energetic and passionate Place and Route/STA Engineer. The Successful candidate will be responsible to work in one or more domains of Place and Route STA development for complex Digital IP subsystems Semi-custom macros across all types of bleeding edge process technologies.
Available Job Responsibilities
- Netlist to GDS2 automation flow development for complex digital/mixed signal blocks usingPNRtools likeICC2 or Innovus in advanced technology nodes
- Define the Floor Plan/placement/routing/Timing constraints inICCfor Complex blocks including BIST to achieve correct by construct DRC/LVS and timing closure.
- Interact with the Cross functional team (Synthesis/STA/DNE) to close the loop in timing violations/DRC/LVS.
- Constraints automation to achieve predictable timing closure through automation with minimal ECOs.
- Perform PNR Architectural feasibilities with multiple power Ilands with Optimum Utilization EM IR
- Develop Fully Automated PNR STA development flow to close timing to meet broader frequency requirements.
Skill Sets
- Hands on Experience with Synthesis ICC2 Fusion compiler Innovus Prime time tools
- Hands on experience in definingICC2/Synthesis constraints that meets timing closure needs
- In-depth knowledge of Signal and Power Floor plan with minimal EM/IR violations
- In-depth expertise with allICC2/STAoptions to handle de-ratings Options to reduce cross talk
- Familiarity with ECO implementation Familiarity with Tools like Tweaker
- Hands on expertise with TCL/PERL to automate the end to endPNR/STAflow.
- Experience to handle a complex Netlist with multiple frequency domains andICCtiming closure.
- Hands on experience in analyzing and reports.
- Complete exposure to Synopsys Timing closure tools; Star-RC Prime time PTSI. Exposure to cadence timing closure flow is a big plus
- Strong Automation and scripting skills using Perl/Python to analyze timing/noise reports and drive for swift timing closure.
Additional Traits
- Strong team player with ability to work across multiple geographies
- Strong Technical and Behavioral competency with a Can do attitude in driving complex projects
Qualification
- B.S Degree with minimum of 4 Years experience in the relevant domain
- M.S Degree with minimum of 2 Years experience in the relevant domain.
Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race color creed religion sex sexual orientation national origin citizenship disability status medical condition pregnancy protected veteran status or any other characteristic protected by federal state or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law.
If you are located outside USA please be sure to fill out a home address as this will be used for future correspondence.
Key Skills
- Mechanical Design
- SOC
- System Design
- GD&T
- CAD
- Creo
- SolidWorks
- Mechanical Engineering
- Perl
- Autocad
- HVAC Design
- Catia
About Company
Broadcom Inc. is a global technology leader that designs, develops and supplies a broad range of semiconductor, enterprise software and security solutions.
