FE Engineer
Share
Job Location:
Cupertino, CA - USA
Monthly Salary:
Not Disclosed
Posted on:
30+ days ago
Vacancies:
1 Vacancy
Job Summary
* Building a test bench creating test vectors and running the verification environment to verify that the subsystem you designed works properly* Synthesize the subsystem into logic and perform Static Timing Analysis (STA) on the design to make sure it meets the timing requirements* Designing integrating and verifying a system fabric bus into a subsystem
- * Digital Logic Design knowledge
- * Verilog/System Verilog RTL language design entry
- * Synopsys/Cadence synthesis
- * Synopsys PrimeTime Static Timing Analysis (STA)
- * Synopsys (VCS)/Cadence(Incisive) simulation
- * Strong problem solving and analytical skills
- * Strong communication skills combined with team-oriented approaches to own the verification efforts in a specific area of the design
- * Experience/exposure writing specifications and documentation
- * Experience/exposure with verifying logic design hardware
- * Experience/exposure to front-end tools and methodologies
Key Skills
- ASP.NET
- Health Education
- Fashion Designing
- Fiber
- Investigation
About Company
We at AppleOne have one true belief. We believe in people. Since 1964, we have connected the best people, their talents, skills, career goals, and aspirations with the best companies. We are Career Gurus. We are People-People. Let us introduce you!
