drjobs Senior RTL Design Engineer - Front-End / Back-End SD (SoC/SSD)

Senior RTL Design Engineer - Front-End / Back-End SD (SoC/SSD)

Employer Active

1 Vacancy
drjobs

Job Alert

You will be updated with latest job alerts via email
Valid email field required
Send jobs
Send me jobs like this
drjobs

Job Alert

You will be updated with latest job alerts via email

Valid email field required
Send jobs
Job Location drjobs

Rancho Cordova, CA - USA

Monthly Salary drjobs

Not Disclosed

drjobs

Salary Not Disclosed

Vacancy

1 Vacancy

Job Description

We are looking for an experienced Senior RTL Design Engineer with deep expertise in front-end and/or back-end digital logic design to help drive the development of next-generation SoC/SSD architectures. This role involves architecture definition RTL design synthesis timing closure and design verification support for complex digital subsystems. The ideal candidate will have a strong background in digital design RTL development and backend integration particularly in storage or memory-related applications.

In this role you will be tasked to drive these 2 primary FE/BE objectives of Logic design:

Front-End:

  • Help define logic HW / FW controller architecture for 3D NAND design. This involves deep-understanding of existing controller design and advancing its architecture for best die-size and power consumption. RTL design is in System Verilog and custom FW primarily in basic assembly language. Youll also be tasked to verify all timing closure of the designated blocks

Back-End:

  • Help execute the advanced RTL-to-GDS process of the several large logic controller partitions of 3D NAND chip design. This involves synthesis place-and-route timing closure post-r2g to schematic conversion on Virtuoso and layout DRC. Youll also help drive the flow improvement from the existing DC/ICC2 flow to the more advanced Fusion Compiler flow

Qualifications :

  • MS with 7 years or BS with 10 years of experience in FE/BE design
  • Expert knowledge of System-Verilog Mem Controller architecture
  • Expert in Synthesis Place & Route PrimeTime and DRC
  • Expert in DC/ICC2 and Fusion-Compiler tool set/env
  • Strong knowledge of design PDK esp. stdcell
  • Strong background in physical layout design and layout verification
  • Solid Virtuoso schematic/layout environment


Additional Information :

The compensation range for this role is $139480 - $209760. Actual compensation is influenced by a variety of factors including but not limited to skills experience qualifications and geographic location. 

Powered by SmartRecruiters - Candidate Privacy Policy


Remote Work :

No


Employment Type :

Full-time

Employment Type

Full-time

Company Industry

About Company

Report This Job
Disclaimer: Drjobpro.com is only a platform that connects job seekers and employers. Applicants are advised to conduct their own independent research into the credentials of the prospective employer.We always make certain that our clients do not endorse any request for money payments, thus we advise against sharing any personal or bank-related information with any third party. If you suspect fraud or malpractice, please contact us via contact us page.