drjobs Senior Manager Silicon Design Engineering (SMU IP) - SMU

Senior Manager Silicon Design Engineering (SMU IP) - SMU

Employer Active

1 Vacancy
drjobs

Job Alert

You will be updated with latest job alerts via email
Valid email field required
Send jobs
Send me jobs like this
drjobs

Job Alert

You will be updated with latest job alerts via email

Valid email field required
Send jobs
Job Location drjobs

Shanghai - China

Monthly Salary drjobs

Not Disclosed

drjobs

Salary Not Disclosed

Vacancy

1 Vacancy

Job Description

What you do at AMD changes everything

We care deeply about transforming lives with AMD technology to enrich our industry our communities and the world. Our mission is to build great products that accelerate next-generation computing experiences the building blocks for the data center artificial intelligence PCs gaming and our mission is the AMD culture. We push the limitsof innovation to solve the worlds most important strive forexecution excellence while beingdirecthumblecollaborativeandinclusiveof diverse perspectives. This is who we are at our best. One Company. One Team.

AMD together we advance

THE ROLE:

System Management Unit (SMU) IP is the backbone of AMD SOCs. We design and deliver cutting-edge technologies of System reset and boot security processor and cryptography network-on-chip data compression advanced power management clocking etc. The SRDC SMU team is a critical part of global SMU team.

THE PERSON:

Were looking for a design lead who has both people management experience and technical leadership in ASIC design area.

KEY RESPONSIBILITIES:

  • Manage a team of 10 ASIC design engineer
  • Develop and deliver SMU sub-blocks to SoCs meeting power aera timing schedule bounding box and other metrics.
  • Drive architecture and micro-architecture definition with IP/SOC architect
  • Collaborate with verification team to achieve good coverage

PREFERRED EXPERIENCE:

  • The candidate must have deep experience in at least 2 the following areas:
    • Micro-processor (e.g. ARM) architecture and peripheral
    • low power design and verification methodology
    • Platform IO interface including SPI/SMBUS/GPIO/I2C/I2S/UART
    • DFT/JTAG
    • Complicated clocking scheme
    • Synthesis timing analysis CDC and formal verification
  • Exceptional English and Chinese verbal and written skills are must
  • 12 year experience in the industry
  • 2 year people management experience in the industry

LOCATION:

Shanghai China

#LI-JG2



Requisition Number:162043
Country/Region/Location:ChinaState/Province:ShanghaiCity:Shanghai
Job Function:
Design


Required Experience:

Senior Manager

Employment Type

Full-Time

Company Industry

About Company

Report This Job
Disclaimer: Drjobpro.com is only a platform that connects job seekers and employers. Applicants are advised to conduct their own independent research into the credentials of the prospective employer.We always make certain that our clients do not endorse any request for money payments, thus we advise against sharing any personal or bank-related information with any third party. If you suspect fraud or malpractice, please contact us via contact us page.