Employer Active
Job Alert
You will be updated with latest job alerts via emailJob Alert
You will be updated with latest job alerts via emailNot Disclosed
Salary Not Disclosed
1 Vacancy
Job Title: High Speed IO Post Silicon Validation Engineer
Location: Santa Clara CA Onsite
Position Overview:
Nvidia is seeking a highly skilled High Speed IO Post Silicon Validation Engineer to join our hardware engineering this role you will be responsible for validating characterizing and optimizing high-speed interfaces on Nvidia SoCs and ASIC platforms. You will work closely with design PCB and test engineering teams to ensure signal integrity compliance and performance targets are met across PCIe USB and DisplayPort interfaces.
Key Responsibilities:
Perform post-silicon validation and characterization of high-speed IO interfaces (PCIe USB DisplayPort) on Nvidia SoCs and ASICs.
Set up and operate test equipment including BERTs oscilloscopes and protocol analyzers.
Collaborate with hardware and PCB teams to review designs and ensure compliance with electrical specifications.
Execute validation plans document test results and provide detailed reports.
Develop and maintain test automation scripts using Python to streamline validation workflows.
Identify and troubleshoot signal integrity issues working with cross-functional teams to implement corrective actions.
Ensure interface compliance with industry standards and Nvidia specifications.
Required Qualifications:
Bachelors or Masters degree in Electrical Engineering Computer Engineering or related field.
Strong experience in post-silicon validation for high-speed interfaces.
Hands-on expertise with PCIe USB DisplayPort protocols.
Proficiency in test instrumentation (BERTs oscilloscopes protocol analyzers).
Experience with ASIC and PCB hardware bring-up and debug.
Strong skills in Python for test automation and data analysis.
Excellent analytical troubleshooting and communication skills.
Preferred Qualifications:
Experience with Nvidia SoC platforms or similar high-performance computing devices.
Familiarity with characterization methodologies for high-speed links.
Understanding of signal integrity and high-speed PCB design principles.
Full-time