drjobs Senior SerDes System Validation Engineer

Senior SerDes System Validation Engineer

Employer Active

1 Vacancy
drjobs

Job Alert

You will be updated with latest job alerts via email
Valid email field required
Send jobs
Send me jobs like this
drjobs

Job Alert

You will be updated with latest job alerts via email

Valid email field required
Send jobs
Job Location drjobs

Cupertino, CA - USA

Monthly Salary drjobs

USD 212000 - 318400

Vacancy

1 Vacancy

Job Description

The ideal candidate should have experience in high-speed serial links with expertise in the following:Very knowledgeable about and experienced with common high-speed SerDes protocols (e.g. PCIe USB UCIe OIF etc.)Very knowledgeable in system bring-up of high-speed serial links lab testing and defining equipment needsVery knowledgeable in scripting (e.g. python C Matlab) for automation of validation efforts. Experience with system level S/W setup is a plusExperience in mixed-signal circuit pre-silicon verification and ability to closely work with circuit design team Knowledge of DFT to aid in the system validationExperience in leading mixed-signal SerDes system validationExperience with silicon bring-up debug and production rampKnowledge of SerDes design and architecture including CDR and equalizationKnowledge of with Tx/Rx equalization techniques and adaptation Knowledge of link jitter budget for high-speed serial links and key block level requirementsKnowledge of ADC based links and equalization techniquesFamiliarity with PCB design and specificationsStrong communication teamwork and problem solving skillsProven track record of delivering under difficult debug and validation scenariosExperience in the following areas is desirable:Able to think outside of the box and come up with creative solutions for system validationKnowledge of system level considerations e.g. ESD requirements


  • MSEE with 10 years relevant experience or PhD with 7 years relevant experience.


  • Ownership of SerDes system bring-up validation and debug. This will involve a SerDes bring up in system environment verifying basic operations analyzing robustness and margins in system.
  • Work with design teams to understand the architecture and define DFT needs to help enhance testability and first time silicon success.
  • Be involved in mixed-signal verification tasks to better understand the SerDes operation and interaction with higher level control logic.

Required Experience:

Senior IC

Employment Type

Full Time

Company Industry

About Company

Report This Job
Disclaimer: Drjobpro.com is only a platform that connects job seekers and employers. Applicants are advised to conduct their own independent research into the credentials of the prospective employer.We always make certain that our clients do not endorse any request for money payments, thus we advise against sharing any personal or bank-related information with any third party. If you suspect fraud or malpractice, please contact us via contact us page.