As a Power Flow Methodology Engineer youll deliver new automated solutions and capabilities for the Silicon Engineering Power team to build chips that are more power efficient than ever before. You will help with the architecture implementation and verification of new low-power design and verification flows and help to craft the low-power methodologies across a wide variety of future technologies. The work involves creating flows and tools related to power analysis optimization and verification which may be run as part of RTL construction/verification synthesis or P& responsibilities include communicating with the design team to answer questions about the materials and drive issues to resolution.
BS and a minimum of 3 years of relevant industry experience.
Good understanding of VLSI designs and SOC design flows.
Strong passion for scripting and applying low-power domain-specific knowledge to create new software solutions.
Strong background with flow development and/or object-oriented language algorithm design such as Python / C / Java.
Solid understanding and proven track record using modern software testing and development practices.
Good written/verbal communications skills are required.
Knowledge of Tcl / Perl experience with EDA tools GUI development and/or low-power concepts such as UPF and low-power design is a plus.
Disclaimer: Drjobpro.com is only a platform that connects job seekers and employers. Applicants are advised to conduct their own independent research into the credentials of the prospective employer.We always make certain that our clients do not endorse any request for money payments, thus we advise against sharing any personal or bank-related information with any third party. If you suspect fraud or malpractice, please contact us via contact us page.