In this job you will be responsible for specifying and/or micro-architecting digital blocks in advanced mixed-signal circuits. You will be also responsible for RTL coding of blocks specified by you or others. You will participate in the design verification and bring-up of such blocks by writing meaningful assertions debugging code and otherwise interacting with the design verification team. You will participate in the lab bring-up of those circuits by potentially writing test scripts analyzing lab data proposing experiments etc.
BS degree in technical discipline with minimum 10 years of relevant experience.
Deep knowledge of mixed signal concepts
Deep knowledge of RTL design fundamentals
Deep knowledge of Verilog and System-Verilog
Deep knowledge of front-end tools (Verilog simulators linters clock-domain crossing checkers)
Working knowledge of synthesis static timing DFT is a huge plus
Deep knowledge of System-Verilog assertions checkers and other design verification techniques
Deep knowledge of scripting languages. Perl and Python are plusses
Deep knowledge of Algorithm developments
Strong communication and presentation skills SERDES knowledge is a plus
Disclaimer: Drjobpro.com is only a platform that connects job seekers and employers. Applicants are advised to conduct their own independent research into the credentials of the prospective employer.We always make certain that our clients do not endorse any request for money payments, thus we advise against sharing any personal or bank-related information with any third party. If you suspect fraud or malpractice, please contact us via contact us page.