Mid-Level ASIC and/or FPGA Design & Verification Engineer

From complex digitally beamformed phased arrays for constellation satellite programs to computing and networking equipment for commercial airplanes the Boeing Electronic Products group develops ASICs and FPGAs that are at the heart of Boeings products!

We leverage leading-edge technology and work with world-class partners to provide some of the most complex SoCs in the world. We develop robust high-performance custom processors using the latest ARM IP to enable high-integrity low SWAP-C flight computers. And were applying the latest digital IC design processes with industry-best tools to enable applications that cut across every domain at Boeing.

Our diverse development portfolio provides opportunities to learn with exposure to the breadth of the Boeing product line approximately half our design work is within the Space & Launch business unit and half is from other parts of Boeing (AvionX; Missiles & Weapons; Strike Surveillance and Mobility; and Autonomous Systems).

As an ASIC/FPGA Engineer on the Boeing Electronic Products team you will develop state-of-the-art digital ICs/SoCs to support the most critical programs across the enterprise. This is a unique time where were hiring design and verification engineers at every level as were only limited by our bandwidth for new projects. We collaborate with other electronics groups across the company and around the world and support ASIC/FPGA design and verification for electronics that we build in El Segundo or for units designed at other sites.

Position Responsibilities:

• Develop FPGA/ASIC designs supporting design and/or verification teams

• Implement FPGA/ASIC with latest design practices and tools from block-level micro-architecture through HDL coding and physical design realization (through gate-level netlists for ASIC designs)

• Integrate DSP IP from Boeings algorithm team and third-party IP as needed

• Perform static timing analysis LEC CDC linting and other necessary checks to ensure the design is completed on schedule

• Develop Functional Coverage Models and perform Code Coverage to verify designs in simulation

• Create self-checking and reusable test benches from scratch applying Object Oriented Programming concepts such as Inheritance and Polymorphism and leverage UVM to create drivers monitors predictors and scoreboards

• Support FPGA-based prototyping and validation depending on program and system requirements and complexity

• Validate design through hardware integration test with special test equipment test-beds and higher-level systems as needed

Basic Qualifications (Required Skills/Experience):

• Bachelor of Science degree from an accredited course of study in engineering engineering technology (includes manufacturing engineering technology) chemistry physics mathematics data science or computer science

• 3 years of experience with ASIC/FPGA design or verification

• Experience with ASIC/FPGA architectural definition and detailed design implementation and functional verification using SystemVerilog with delivery/release of production designs

• Experience with hardware-based integration and test of ASIC/FPGA designs

Preferred Qualifications (Desired Skills/Experience):

• Masters Degree in EE Computer Engineering/Science or related field or equivalent experience

• Experience with hardware emulators especially Palladium

• Proficiency with hardware verification languages: System Verilog System Verilog Assertions

• Ability to executable test plans

• Proficiency with Object Oriented Programming Concepts: Inheritance Polymorphism etc.

• Ability to create self-checking and reusable testbenches from scratch

• Experience developing Functional Coverage Models and Closing Code Coverage

• Experience with high-speed Serdes interfaces (JESD204C PCIe Ethernet)

• Proficient in scripting languages: Make Perl Python etc.

• Revision Control Systems: svn cvs git

• Proficient in Linux Environments

• Familiarity with space-based design techniques and radiation mitigation

• Demonstrated history of 1st pass success with ASIC designs

Typical Education/Experience:

Mid-Level:

Education/experience typically acquired through advanced technical education from an accredited course of study in engineering computer science mathematics physics or chemistry (e.g. Bachelor) and typically 5 or more years related work experience or an equivalent combination of technical education and experience (e.g. PhD Master3 years related work experience). In the USA ABET accreditation is the preferred although not required accreditation standard.

Relocation:

This position offers relocation based on candidate eligibility.

Drug Free Workplace:

Boeingis a Drug Free Workplace where post offer applicants and employees are subject to testing for marijuana cocaine opioids amphetamines PCP and alcohol when criteria is met as outlined in our policies.

Shift Work Statement:

This position is for 1st shift.

Employee Referral:

Referral to this job is eligible for bonus

At Boeing we strive to deliver a Total Rewards package that will attract engage and retain the top talent. Elements of the Total Rewards package include competitive base pay and variable compensation opportunities.

The Boeing Company also provides eligible employees with an opportunity to enroll in a variety of benefit programs generally including health insurance flexible spending accounts health savings accounts retirement savings plans life and disability insurance programs and a number of programs that provide for both paid and unpaid time away from work.

The specific programs and options available to any given employee may vary depending on eligibility factors such as geographic location date of hire and the applicability of collective bargaining agreements.

Pay is based upon candidate experience and qualifications as well as market and business considerations.

Summary pay range for Mid-Level: $104550 - $141450

Boeing is an Equal Opportunity Employer. Employment decisions are made without regard to race color religion national origin gender sexual orientation gender identity age physical or mental disability genetic factors military/veteran status or other characteristics protected by law.

EEO is the law

Boeing EEO Policy

Request an Accommodation

Applicant Privacy

Boeing Participates in E Verify

• E-Verify (English)
• E-Verify (Spanish)

Right to Work Statement

• Right to Work(English)
• Right to Work(Spanish)