drjobs Mixed-signal Design Verification Engineer

Mixed-signal Design Verification Engineer

Employer Active

1 Vacancy
drjobs

Job Alert

You will be updated with latest job alerts via email
Valid email field required
Send jobs
Send me jobs like this
drjobs

Job Alert

You will be updated with latest job alerts via email

Valid email field required
Send jobs
Job Location drjobs

Santa Clara - USA

Monthly Salary drjobs

Not Disclosed

drjobs

Salary Not Disclosed

Vacancy

1 Vacancy

Job Description

Job Title: Mixed-signal Design Verification Engineer
Job Location: Santa Clara CA
Job Duration: 3 Months Contract to Hire
Qualifications:
  • 7 years of experience in pre-silicon design verification
  • Proficiency in C-shell scripting Verilog-HDL & System Verilog.
  • Strong knowledge in SV Assertions UVM/OVM and functional code coverage.
  • SOC Verification experience using ARM Cortex Microcontroller is required.
  • Experience with advanced peripheral bus Verification IP s such as GPIO UART SPI SW JTAG and I2C.
  • Proficient with Cadence tools such as NCVerilog NCSIM Simvision. Experience with linting tools (i.e Spyglass) will be helpful.
  • Exposure to SDF annotated simulations with good understanding of parasitic delays and timings is required.
  • Exposure to FPGA programming and FPGA tools will be helpful.
  • Independent self-motivated with good analytical & communication skills.
Job Responsibilities:
  • Architect and Create verification environments using System-Verilog and Universal verification methodology-UVM IPs and SoCs with embedded CPUs and analog mixed-signal interfaces.
  • Running complete set of design verification tools available on AMS blocks
  • Execute multiple projects with emphasis on AMS and Power aware verification.
  • Develop test plans and coverage metrics from specifications and writing block and chip-level tests.
  • Create PERL/Python scripts to automate creating verification environments tests generation and debugging.
  • Failure analysis of Register Transfer Level and Gate simulations and resolve them by working with design engineers.
  • Create low power testcases using UPF or CPF to verify the desired power intent of the SoC.
  • Work with architects to determine the use-case scenarios to simulate
Mandatory Skills:
  • Synopsys/Cadence EDA/DV tools (Preference: 5)
  • AMS tools and Simulations (Preference: 5)
  • SystemVerilog/UVM (Preference: 5)
  • Python (Preference: 3)

Employment Type

Full-time

Company Industry

About Company

Report This Job
Disclaimer: Drjobpro.com is only a platform that connects job seekers and employers. Applicants are advised to conduct their own independent research into the credentials of the prospective employer.We always make certain that our clients do not endorse any request for money payments, thus we advise against sharing any personal or bank-related information with any third party. If you suspect fraud or malpractice, please contact us via contact us page.