Employer Active
Job Alert
You will be updated with latest job alerts via emailJob Alert
You will be updated with latest job alerts via emailSummary:
The Digital Verification Engineer / Architect is responsible for defining Design Verification strategy plan and implement it for a IP subsystem or IC level. Looking for a senior engineer with 12 years of experience in Verification of Automotive SOCs.
Key Responsibilities
Lead the endtoend verification of complex IPs or mixed signal SoCs in automotive applications adhering to ISO 26262 functional safety standards
Develop and drive verification strategy including safety verification and fault injection techniques
Define detailed verification test plans incorporating softwarebased verification approaches
Architect develop and maintain SystemVerilog UVMbased testbenches and SWbased test frameworks
Coordinate across multiple global sites and manage verification deliverables
Collaborate closely with crossfunctional teams: Design DFT Validation ATE Software and Functional Safety teams
Ensure full functional and safety coverage closure with metricsdriven verification
Drive automation and continuous improvement in verification methodologies and flows
Mentor and lead junior engineers in the team and contribute to technical growth
Participate in audits and documentation required for functional safety compliance
Required Skills
Strong handson experience with SystemVerilog(SV SVRNM) WREAL/UVM and softwarebased verification with 12 years of experience.
Solid understanding of automotive safety standards like ISO 26262 including ASIL levels safety mechanisms and fault injection
Proficiency in C programming for developing and integrating embedded software tests
Deep knowledge of SoC/IP design and verification including experience with automotive communication protocols (CAN LIN FlexRay Ethernet)
Experience with simulation tools like Cadence Xcelium Synopsys VCS or Mentor Questa
Strong knowledge of AMBA protocols (AXI AHB APB) and embedded processors (ARM RISCV)
Proficient in scripting languages: Python Perl or Shell
Familiarity with formal verification emulation and hardwaresoftware coverification is a plus
Experience with version control tools (Git/Perforce) and regression management systems
Soft Skills & Team Coordination
Excellent verbal and written communication skills
Demonstrated leadership in crosssite and crossdiscipline coordination
Ability to collaborate effectively with DFT ATE Software and Validation teams
Strong ownership and problemsolving mindset
Experience managing schedules risks and project milestones in a multidisciplinary environment
#LI7013Required Experience:
Staff IC
Full-Time