Lead Hardware Engineer - DFT IP RD
Lead Hardware Engineer - DFT IP RD
Employer Active
Job Alert
You will be updated with latest job alerts via email
Share
Job Alert
You will be updated with latest job alerts via email
Job Description
At Cadence we hire and develop leaders and innovators who want to make an impact on the world of technology.
Position: Lead Hardware Engineer DFT IP R&D
Location: Noida
Experience: 46 Years
Job Description
Cadence Design Systems is looking for a highly motivated software and hardware engineer to work as a member of the R&D staff on Cadences MODUS DFT software solution. MODUS is a complete product that encompasses Design for Test Solution for Achieving High Coverage Reduced Test Time and Superior PPA.The product breadth means we are looking for skilled and motivated candidates with backgrounds in RTL design DFT architecture computer architecture verification RTL compilation placement static timing analysis power analysis routing extraction and optimization. You will be part of a team responsible for creating the innovative technologies required for technology leadership in the DFT space. This position will encourage building of a solid foundation in logic circuits and gentle entry into larger DFT IP tool development. Development responsibilities include designing developing troubleshooting debugging and supporting the MODUS software product.
Job Responsibilities:
You will play a key role in developing cuttingedge designfortestability (DFT) tools contributing to improved usability and quality through feature enhancement and rigorous verification. The roles day to day responsibilities cover:
Designing and verifying Verilog/SystemVerilog/UVM RTL and test benches for DFT IP features including new DFT IPs full scan compressed/uncompressed scan memory BIST JTAG IEEE 1500 and boundary scan at block and SoC levels.
Providing R&D support to application and product engineers including problem analysis debugging and the development of new features to optimize synthesis results for timing area and power.
There is a significant research element to the work that Cadence does that is truly innovative; we dont know what the answers are when we start out!
Mentoring and support will be provided to the successful candidate to both enable contribution to the large EDA problem domain and to develop their problemsolving skills into professional engineering skills.
Job Qualifications:
- Proficient in RTL design using Verilog and SystemVerilog.
- Indepth knowledge of frontend EDA tools (Verilog/SV simulators linters CDC checkers).
- Experience with SystemVerilog assertions checkers and advanced verification techniques.
- Knowledge of scripting languages particularly Perl or Python is highly desirable.
- Knowledge of DFT methodologies is a plus.
- Strong foundational knowledge of data structures and algorithms.
- Familiarity with synthesis static timing analysis (STA).
- Excellent written and verbal communication and presentation skills.
- Experience and understanding of EDA tool development concepts is a plus.
Position Qualifications:
- M.Tech M.E B.Tech B.E. in EE/ECE/CS or Equivalent
- Good understanding of Digital Electronics.
- Prior knowledge of Verilog/System Verilog and EDA tools required.
Were doing work that matters. Help us solve what others cant.
Employment Type
Full-Time
