Responsibilities:
Fully responsible for NetlisttoGDS physical design implementation of low power chips
Requirements
Requirements:
Bachelor/Masters Degree in Electrical/Computer Engineering
Experience in physical design with tapeouts
Knowledge of complete NetlisttoGDS flow Synopsys/Cadence tools like ICC or Encounter
Good in script programming with Perl TCL/TK or other languages