Responsible for scan insertion boundary scan MBIST ATPG for ultra-low power SoC based on subthreshold operation using standard EDA tools.Develop and implement low-power DFT architecture and infrastructure.Generate structural test vectors analyse and improve coverage test time and test
More...