Design Verification Engineer
Design Verification Engineer
Employer Active
Job Alert
You will be updated with latest job alerts via email
Share
Job Alert
You will be updated with latest job alerts via email
Not Disclosed
Salary Not Disclosed
1 Vacancy
Job Description
Role: Design Verification Engineer
Location: San Francisco CA Santa Clara CA
Job Type: Contract
Interview: Phone/Skype
Minimum Qualifications:
Proven track record of firstpass success in ASIC development cycles.
Bachelors degree in Computer Science Computer Engineering or related technical field.
8 to 10 years of handson experience with System Verilog/UVM methodology Assertions and functional coverage.
Experience in ARMBased SoC verification.
Experience with AXI/AHB/APB.
Proficiency with EDA tools and scripting languages (Python TCL Perl or Shell).
Knowledge of C or C.
Responsibilities:
Work on subsystems with multiple processors (ARM/RISC) and NOC focusing on integration testing and toplevel functionalities.
Utilize your experience with UVMbased SoC verification.
Apply your working knowledge of C to understand existing code write basic tests compile and create hex code for processor tests.
Engage in design verification involving concurrency and simultaneous memory access.
Define and implement SoC verification plans and build verification test benches for subsystem/SoC level verification.
Develop functional tests based on the verification test plan.
Drive design verification to closure using defined metrics for test plans functional and code coverage.
Debug rootcause and resolve functional failures in the design in collaboration with the Design team.
Collaborate with crossfunctional teams (Design Model Emulation and Silicon validation) to ensure the highest design quality.
Develop and drive continuous improvements in design verification using the latest methodologies tools and technologies.
Eligibility Criteria:
Genuine H1B candidates with verifiable I94 travel history (C2C acceptable).
Green Card & US Citizens will be considered only on W2 payment terms.
#DesignVerification #ASIC #SystemVerilog #UVM #ARM #SoC #Verification #EDA #Python #TCL #Perl #C2CHiring
Additional Information :
All your information will be kept confidential according to EEO guidelines.
Remote Work :
No
Employment Type :
Contract
Employment Type
Contract
