Lead Application Engineer Design Verification
Job Location:
Monthly Salary:
Posted on:
Vacancies:
Job Summary
At Cadence we hire and develop leaders and innovators who want to make an impact on the world of technology.
Job Responsibility:
1. Work closely with the Sales team to identify and scope opportunities for Cadence SoC Verification solution AI solution simulation Emulation and Acceleration products.
2. Plan execute and manage key technical evaluations and benchmark with existing and potential customers.
3. Train ramp-up and accompany customer project.
4. Conduct basic and advanced trainings presentations and demos as necessary.
5. Providing technical expertise to address clients queries which need expert involvement.
6. Aligned closely with corporate engineering and sales/marketing team on customer requirement for product direction/improvement.
Job Requirements:
4-6 or above years experience in the following areas:
1. Design experience in Verilog/VHDL for IP or SoC chip level.
2. Verification with knowledge of System Verilog/VHDL and HDL simulators.
3. Experience of using formal verification Jasper experience is a plus.
4. Experience with hardware emulator or accelerator is a big advantage.
5. Experience of advanced verification methodology like UVM is a plus.
6. Experience of AI for design and verification is a big advantage.
7. Strong verbal and written communication skills in Japanese is needed.
8. Business-level English proficiency is preferred.
9. Strong teamwork skills with good human relationship.
Were doing work that matters. Help us solve what others cant.
Required Experience:
IC
About Company
Do you want to shape the future of technology? Cadence is leading the charge to solve some of technology’s toughest challenges. We work with the world’s most innovative companies, across a growing range of industries. Major trends that you hear about everyday – like artificial intell ... View more
