Enter a job title or keyword

Signal and Power Integrity Engineer (SIPI)

Apple


Job Location:

Cupertino, CA - USA

Monthly Salary: Not provided by the employer
Posted: 6 October 2026 (3 days ago)
Application Deadline: 3 January 2027
Vacancies: 1 Vacancy

Job Summary

Were a diverse collection of thinkers and doers continually reimagining whats possible to help us all do what we love in new ways. The people who work here have reinvented entire industries with the Mac iPhone iPad and Apple Watch as well as with services including iTunes the App Store Apple Music and Apple Pay. And the same passion for innovation that goes into our products also applies to our practices strengthening our commitment to leave the world better than we found it! We are seeking an early career signal and power integrity (SI/PI) engineer with outstanding track record in supporting both architectural exploration and product development. An ideal candidate should be highly skilled in all major aspects of SI/PI including high speed links (e.g. PCIe USB DP MIPI etc.) low speed buses (e.g. SPMI SPI I2C I2S SoundWire etc.) and system power delivery network (PDN) analysis. You will play an integral role in developing innovative technologies and new products.

System-level SI simulation and design evaluation including but not limited to PCB stackup placement/routing connector and analog/digital IO -level PI simulation and design evaluation including but not limited to power/ground plane optimization decoupling cap strategy transient/frequency-domain noise analysis EMI mitigation and noise immunity with cross-functional teams to define I/O and power architecture as well as specs of silicon module and with validation testing and compliance teams to triage debug root cause and fix SI/PI related issues in product the development and deployment of SI/PI focused factory test methodologies and flows.

BS/MS/PhD in EE or equivalent.

Solid EE fundamentals and excellent problem solving -depth knowledge in electrical signaling of common high-speed and low-speed I/O interfaces. Protocol level familiarity is a background in power integrity modeling simulation and lab correlation. Familiarity with DC-DC regulator design principles modeling and in SI/PI simulation tools such as Cadence/Sigrity ADS/Spice Ansys HFSS CST etc. Strong programming background is a -on experience in hardware characterization validation and failure analysis with lab equipment such as VNA TDR Oscilloscope spectrum analyzer etc. Compliance testing experience on SerDes links is a plus.

Required Experience:

IC


About Company

Company Logo

Ask Siri to name the most successful company in the world and it might respond: Apple. And it's not just out of familial pride. Apple consistently ranks highly in profit, revenue, market capitalization, and consumer cachet. In 2018, the company became the first reach a trillion dollar ... View more

View Profile View Profile