LayoutMask Designer

Imagine what you can do here. Apple is a place where extraordinary people gather to do their lives best work. Together we create products and experiences people once couldnt have imagined and now cant imagine living without. Its the diversity of those people and their ideas that inspires the innovation that runs through everything we do.

APPLE INC has the following available in Austin Texas. Design complex custom layout for digital circuits in deep SubMicron CMOS technologies. Work with Layout lead and circuit designers to review and analyze floorplans of complex circuits. Responsible to run a complete set of layout design verification tools available and clean up megacells to match engineering specifications. Work with Layout lead and circuit design team to plan schedule work and negotiate layout tradeoffs as needed. Interpret LVS DRC and ERC report to find the fastest way to complete layouts. Utilize advanced CAD tools mask design knowledge to layout corrections and robust physical design representation of circuits. Utilize advanced layout techniques to come up with best-in-class PPA for critical designs. Work with design lead to review EMIR simulations and apply necessary fixes to achieve robust power delivery. Utilize automated Pu0026R tools to speed up the layout execution of digital designs. 40 hours/week.

Bachelors degree or foreign equivalent in Electrical Engineering or related field and 2 years of experience in the job offered or related 2 years of experience with each of the following skills is required:nn Using layout floor-planning standard cell planning and hierarchical layout assembly to generate best PPA (power performance and area) layoutsnResolving issues with RC delay electromigration self-heating and cross failure prone layout structures working with designers for the best approach to problems like shielding critical signals analyzing DFM yields and LOD layouts with a robust PG grid using IR simulations toolsnCollaborating and communicating effectively with multi-functional teams to understand engineering spec and have on-time deliverablesnInterpreting CALIBRE DRC ERC LVS and DFM reports to finish layout(s)nUsing CADENCE virtuoso layout design tools to draw layouts and increased productivity

N/A