Programmers.io

Key Responsibilities Transition Planning: Develop and execute a comprehensive transition roadmap including detailed project timelines milestones resource planning and contingency strategies to ensure alignment across every functional and technical track Stakeholder Management : Serve

Key Responsibilities Transition Planning: Develop and execute a comprehensive transition roadmap including detailed project timelines milestones resource planning and contingency strategies to ensure alignment across every functional and technical track Stakeholder Management : Serve

Role Purpose We are hiring a DFT Engineer with hands-on experience in Scan ATPG MBIST or Boundary Scan Key Responsibilities: Work on Scan insertion ATPG GLS (timing/non-timing) Implement MBIST and/or Boundary Scan (BSCAN JTAG) Support DFT architecture and chip-level integration Deb

Role Purpose We are hiring a DFT Engineer with hands-on experience in Scan ATPG MBIST or Boundary Scan Key Responsibilities: Work on Scan insertion ATPG GLS (timing/non-timing) Implement MBIST and/or Boundary Scan (BSCAN JTAG) Support DFT architecture and chip-level integration Deb

Please look for design engineers with power analysis experience Verification engineers with power aware verification or low power design verification experience. ASIC/SOC power engineers with experience on tools like PTPX / RTL-A. We are seeking a highly skilled and motivated Con

Please look for design engineers with power analysis experience Verification engineers with power aware verification or low power design verification experience. ASIC/SOC power engineers with experience on tools like PTPX / RTL-A. We are seeking a highly skilled and motivated Con

Key Responsibilities: Strong understanding of SV and UVM and good debugging skills. Understanding of AMBA protocols. Understand design specs and develop test plans based on functional and architectural requirements Build UVM/System Verilog-based verification environments for IP/subsys

Key Responsibilities: Strong understanding of SV and UVM and good debugging skills. Understanding of AMBA protocols. Understand design specs and develop test plans based on functional and architectural requirements Build UVM/System Verilog-based verification environments for IP/subsys

Validate ML-Coprocessor display SOC Mixed Signal SOC and IP. Define validation strategy and test plans for new IP blocks aligning with RTL architecture FW. Develop silicon validation infrastructure and coding C/C and Python for emulation (Zebu) FPGA (HAPS) and first silicon

Validate ML-Coprocessor display SOC Mixed Signal SOC and IP. Define validation strategy and test plans for new IP blocks aligning with RTL architecture FW. Develop silicon validation infrastructure and coding C/C and Python for emulation (Zebu) FPGA (HAPS) and first silicon

Data Fabric verification engineer: 5 to 20 years of experience PREFERRED EXPERIENCE: Architected and developed complex verification environments in SystemVerilog including scripting using Perl Ruby Make or the likes. Exposure to RTL design software development formal verification or

Data Fabric verification engineer: 5 to 20 years of experience PREFERRED EXPERIENCE: Architected and developed complex verification environments in SystemVerilog including scripting using Perl Ruby Make or the likes. Exposure to RTL design software development formal verification or

We are seeking a highly skilled EPM Developer responsible for designing and developing Oracle Enterprise Performance Management (EPM) Planning solutions to support our organizations financial planning and analysis processes. Key Responsibilities: Design develop and implemen

We are seeking a highly skilled EPM Developer responsible for designing and developing Oracle Enterprise Performance Management (EPM) Planning solutions to support our organizations financial planning and analysis processes. Key Responsibilities: Design develop and implemen