Hardware Verification Engineer
We are building next-generation post-quantum secure hardware that redefines performance efficiency and security. By leveraging processing-in-memory (PIM) architectures our technology delivers up to 10 improvements in performance-per-watt and performance-per-area compared to conventional designs.
We are seeking a Hardware Verification Engineer to play a critical role in validating and securing our silicon. You will help ensure that our accelerator designs are functionally correct performant and resilient against real-world security threats.
This role sits at the intersection of hardware software and security offering hands-on ownership of verification infrastructure and close collaboration with cross-disciplinary teams.
Key Responsibilities:
- Own and extend the verification strategy for a processing-in-memory accelerator
- Design improve and maintain Python-based testbenches and verification infrastructure
- Collaborate closely with software engineers to ensure hardware behavior matches software models
- Validate hardware IP for correctness reliability and efficiency
- Support verification of security-focused hardware features including mitigations for power and electromagnetic side-channel attacks
- Contribute to verification best practices and scalable testing methodologies
What You Bring:
- A strong record of impactful verification work from industry or academia
- Hands-on experience with Python-based open-source verification frameworks such as Cocotb or PyVerilator
- Solid understanding of digital design verification methodologies
- Interest or experience in secure hardware design including side-channel and anti-tamper countermeasures
Minimum Qualifications:
- BS MS or PhD in Electrical Engineering or a related field or equivalent practical experience
- Fluency in Verilog and/or SystemVerilog
- Fluency in C and/or C
- Strong proficiency in Python
- Experience building verification environments using Python-based frameworks
- Understanding of testbench architecture and verification best practices
Preferred Qualifications:
- Experience developing or verifying secure hardware systems
- Familiarity with side-channel resistance techniques such as masking
- Experience with FPGA emulation or prototyping
Why You Should Join:
- Work on frontier technology: Contribute to post-quantum secure hardware that addresses future-proof security challenges
- High-impact role: Your verification work directly influences silicon quality security and performance
- Deep technical ownership: Shape verification infrastructure rather than maintaining legacy flows
- Cross-disciplinary collaboration: Work closely with hardware architects cryptographers and software engineers
- Security-focused engineering: Gain hands-on exposure to real-world hardware security threats and countermeasures
- Balanced work model: Hybrid setup in New York City or Portland Oregon
Hardware Verification Engineer We are building next-generation post-quantum secure hardware that redefines performance efficiency and security. By leveraging processing-in-memory (PIM) architectures our technology delivers up to 10 improvements in performance-per-watt and performance-per-area ...
Hardware Verification Engineer
We are building next-generation post-quantum secure hardware that redefines performance efficiency and security. By leveraging processing-in-memory (PIM) architectures our technology delivers up to 10 improvements in performance-per-watt and performance-per-area compared to conventional designs.
We are seeking a Hardware Verification Engineer to play a critical role in validating and securing our silicon. You will help ensure that our accelerator designs are functionally correct performant and resilient against real-world security threats.
This role sits at the intersection of hardware software and security offering hands-on ownership of verification infrastructure and close collaboration with cross-disciplinary teams.
Key Responsibilities:
- Own and extend the verification strategy for a processing-in-memory accelerator
- Design improve and maintain Python-based testbenches and verification infrastructure
- Collaborate closely with software engineers to ensure hardware behavior matches software models
- Validate hardware IP for correctness reliability and efficiency
- Support verification of security-focused hardware features including mitigations for power and electromagnetic side-channel attacks
- Contribute to verification best practices and scalable testing methodologies
What You Bring:
- A strong record of impactful verification work from industry or academia
- Hands-on experience with Python-based open-source verification frameworks such as Cocotb or PyVerilator
- Solid understanding of digital design verification methodologies
- Interest or experience in secure hardware design including side-channel and anti-tamper countermeasures
Minimum Qualifications:
- BS MS or PhD in Electrical Engineering or a related field or equivalent practical experience
- Fluency in Verilog and/or SystemVerilog
- Fluency in C and/or C
- Strong proficiency in Python
- Experience building verification environments using Python-based frameworks
- Understanding of testbench architecture and verification best practices
Preferred Qualifications:
- Experience developing or verifying secure hardware systems
- Familiarity with side-channel resistance techniques such as masking
- Experience with FPGA emulation or prototyping
Why You Should Join:
- Work on frontier technology: Contribute to post-quantum secure hardware that addresses future-proof security challenges
- High-impact role: Your verification work directly influences silicon quality security and performance
- Deep technical ownership: Shape verification infrastructure rather than maintaining legacy flows
- Cross-disciplinary collaboration: Work closely with hardware architects cryptographers and software engineers
- Security-focused engineering: Gain hands-on exposure to real-world hardware security threats and countermeasures
- Balanced work model: Hybrid setup in New York City or Portland Oregon
View more
View less