Senior Staff Engineer, High Speed AnalogMixed-Signal IC Design

Please Note:

To provide the best candidate experience amidst our high application volumes each candidate is limited to 10 applications across all open jobs within a 6-month period.

Advancing the Worlds Technology Together

Our technology solutions power the tools you use every day--including smartphones electric vehicles hyperscale data centers IoT devices and so much more. Here youll have an opportunity to be part of a global leader whose innovative designs are pushing the boundaries of whats possible and powering the future.

We believe innovation and growth are driven by an inclusive culture and a diverse workforce. Were dedicated to empowering people to be their true selves. Together were building a better tomorrow for our employees customers partners and communities.

What Youll Do

The Advanced Interconnect Lab (AIL) is seeking a self-driven and motivated professional qualified individual to join their team located in San Jose CA. The qualified individual will be responsible for research and development of a wide variety of cutting-edge circuits and architectures for optical interconnects including analog front end SERDES ADC/DAC etc.

Location: Daily onsite presence at our San Jose office/headquarters in alignment with our Flexible Work policy

Job ID: 42757

• High speed analog/mixed-signal circuit design simulation and layout
• Pre-layout and post-layout simulation and verification
• Parasitic extraction and post-layout simulation
• Top level spice and mixed-mode simulations to validate top level integration.
• Writing descriptions detailed information and test plan of the designed blocks
• Working closely with digital and hardware engineers to design and setup testing and measurement environment
• Analyzing and interpreting test results

What You Bring

• BS and 15 years of relevant experience MS in 13 years of relevant experience preferred
• At least 7 years of experience in designing Si-based high speed circuit including but not limited to PLL/DLL CDR RO/LC oscillators regulators TIA limiting amplifiers VGAs and digitally-assisted analog techniques
• Deep understanding of impedance matching return loss phase noise jitter analysis budgeting and feedback loop dynamics
• Production experience with one or more of the above-mentioned blocks
• Proficiency in analog/mixed-signal circuit design simulation and analysis Experience with LC and RO VCO design. Good knowledge of band gaps bias op-amps LDOs feedback and compensation techniques as well as digitally assisted analog circuit techniques
• Lab and ATE test plans measurement for characterization and volume production
• Experience with LC and RO VCO design. Good knowledge of band gaps bias op-amps LDOs feedback and compensation techniques as well as digitally assisted analog circuit techniques
• Lab and ATE test plans measurement for characterization and volume production
• including bandgaps bias opamps LDOs feedback and compensation techniques
• Proficient in using Cadence Synopsys and Siemens design tools such as Virtuoso Hspice StarRC Calibre etc.
• Hands-on experience in testing and characterization
• Attention to details exceptional focus on understanding the problems at hand and ensure thoroughness in problem-solving
• Good written and verbal communication skills with outstanding teamwork capabilities
• Self-motivated with a growth mindset
• Youre inclusive adapting your style to the situation and diverse global norms of our people.
• An avid learner you approach challenges with curiosity and resilience seeking data to help build understanding.
• An avid learner you approach challenges with curiosity and resilience seeking data to help build understanding.
• Innovative and creative you proactively explore new ideas and adapt quickly to change

#LI-SF1

Equal Opportunity Employment Policy

Samsung Semiconductor takes pride in being an equal opportunity workplace dedicated to fostering an environment where all individuals feel valued and empowered to excel regardless of race religion color age disability sex gender identity sexual orientation ancestry genetic information marital status national origin political affiliation or veteran status.

When selecting team members we prioritize talent and qualities such as humility kindness and dedication. We extend comprehensive accommodations throughout our recruiting processes for candidates with disabilities long-term conditions neurodivergent individuals or those requiring pregnancy-related support. All candidates scheduled for an interview will receive guidance on requesting accommodations.

Recruiting Agency Policy

We do not accept unsolicited resumes. Only authorized recruitment agencies that have a current and valid agreement with Samsung Semiconductor Inc. are permitted to submit resumes for any job openings.

Applicant AI Use Policy

At Samsung Semiconductor we support innovation and technology. However to ensure a fair and authentic assessment we prohibit the use of generative AI tools to misrepresent a candidates true skills and qualifications. Permitted uses are limited to basic preparation grammar and research but all submitted content and interview responses must reflect the candidates genuine abilities and experience. Violation of this policy may result in immediate disqualification from the hiring process.

Applicant Privacy Policy
Experience:

Staff IC