Please Note:
1. If you are a first time user please create your candidatelogin account before you apply for a job. (Click Sign In > Create Account)
2. If you already have a Candidate Account please Sign-In before you apply.
ResponsibilitiesInclude:
Develop and validate timing constraints for intricate SoC designs.
Perform static timing analysis (STA) using industry-standard tools (e.g. PrimeTime Tempus).
Define and implement timing signoff methodologies including process corners derates and uncertainties.
Conduct pre-route timing checks and quality of results (QoR) analysis.
Automate timing analysis processes using scripting languages such as Tcl or Perl.
Provide guidance on clock tree synthesis and optimization for energy-efficient designs.
Ensure compliance with timing signoff checklists and criteria.
Generate timing ECOs for timing closure
Drive timing closure for complex IP and ASIC blocks
Qualifications:
Experience with high-complexity silicon in advanced technology nodes.
Familiarity with timing constraint development for hierarchical designs.
Knowledge of clock tree planning and implementation for SoCs.
Experience with timing ECO creation and final timing signoff.
Proficiency in usingSTAtools (e.g. PrimeTime TCM Tempus) and scripting languages (e.g. Tcl Perl).
Proficiency in using synthesis tools (DC-T Genus)
Strong understanding of ASIC design flows including RTL and place-and-route.
Excellent problem-solving skills and attention to detail.
Effective communication and teamwork abilities.
Bachelors and 8 years of related experience; at this level post-graduate coursework may be desirable or Masters degree and 6 years of related experience or PhD and 3 years of related experience
Additional Job Description:
Compensation and Benefits
The annual base salary range for this position is$120000 - $192000.
This position is also eligible for a discretionary annual bonus in accordance with relevant plan documents and equity in accordance with equity plan documents and equity award agreements.
Broadcom offers a competitive and comprehensive benefits package: Medical dental and vision plans 401(K) participation including company matching Employee Stock Purchase Program (ESPP) Employee Assistance Program (EAP) company paid holidays paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.
Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race color creed religion sex sexual orientation national origin citizenship disability status medical condition pregnancy protected veteran status or any other characteristic protected by federal state or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law.
If you are located outside USA please be sure to fill out a home address as this will be used for future correspondence.
Please Note:
1. If you are a first time user please create your candidatelogin account before you apply for a job. (Click Sign In > Create Account)
2. If you already have a Candidate Account please Sign-In before you apply.
ResponsibilitiesInclude:
Develop and validate timing constraints for intricate SoC designs.
Perform static timing analysis (STA) using industry-standard tools (e.g. PrimeTime Tempus).
Define and implement timing signoff methodologies including process corners derates and uncertainties.
Conduct pre-route timing checks and quality of results (QoR) analysis.
Automate timing analysis processes using scripting languages such as Tcl or Perl.
Provide guidance on clock tree synthesis and optimization for energy-efficient designs.
Ensure compliance with timing signoff checklists and criteria.
Generate timing ECOs for timing closure
Drive timing closure for complex IP and ASIC blocks
Qualifications:
Experience with high-complexity silicon in advanced technology nodes.
Familiarity with timing constraint development for hierarchical designs.
Knowledge of clock tree planning and implementation for SoCs.
Experience with timing ECO creation and final timing signoff.
Proficiency in usingSTAtools (e.g. PrimeTime TCM Tempus) and scripting languages (e.g. Tcl Perl).
Proficiency in using synthesis tools (DC-T Genus)
Strong understanding of ASIC design flows including RTL and place-and-route.
Excellent problem-solving skills and attention to detail.
Effective communication and teamwork abilities.
Bachelors and 8 years of related experience; at this level post-graduate coursework may be desirable or Masters degree and 6 years of related experience or PhD and 3 years of related experience
Additional Job Description:
Compensation and Benefits
The annual base salary range for this position is$120000 - $192000.
This position is also eligible for a discretionary annual bonus in accordance with relevant plan documents and equity in accordance with equity plan documents and equity award agreements.
Broadcom offers a competitive and comprehensive benefits package: Medical dental and vision plans 401(K) participation including company matching Employee Stock Purchase Program (ESPP) Employee Assistance Program (EAP) company paid holidays paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.
Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race color creed religion sex sexual orientation national origin citizenship disability status medical condition pregnancy protected veteran status or any other characteristic protected by federal state or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law.
If you are located outside USA please be sure to fill out a home address as this will be used for future correspondence.
Broadcom Inc. is a global technology leader that designs, develops and supplies a broad range of semiconductor, enterprise software and security solutions.