drjobs Sr Principal Design Verification Engineer SoC Verification

Sr Principal Design Verification Engineer SoC Verification

Employer Active

1 Vacancy
drjobs

Job Alert

You will be updated with latest job alerts via email
Valid email field required
Send jobs
Send me jobs like this
drjobs

Job Alert

You will be updated with latest job alerts via email

Valid email field required
Send jobs
Job Location drjobs

Noida - India

Monthly Salary drjobs

Not Disclosed

drjobs

Salary Not Disclosed

Vacancy

1 Vacancy

Job Description

Todays complex SOCs have demanding performance goals. Meeting these goals is critical for success of these parts. The performance verification team is responsible to qualify that the design architecture and implementation meets these goals with detailed metrics analysis and cross correlation across model RTL emulation silicon.

Expectations include:

  • The candidate is expected to develop in depth understanding of chip architecture and define/ develop performance verification scenarios to test design/ architecture and report bottlenecks/ optimization opportunities.
  • The test cases should cover system scenarios/ benchmarks which stress target path/ feature as well as subsystem analysis.
  • The reference metrics to qualify the results needs to be synthesized based on references from system architecture team software team IP team industry standards or defined based on abstract use case descriptions available as part of design requirements.
  • Strong skills in debug failurere-creationand root cause analysis
  • Work with peer teams to correlate performance metrics across different platforms (TLM RTL Emulation Silicon validation applications).
  • Working with cross domains - IP owners Systems and Core design teams to achieve performance verification objectives

Job Qualifications

Experience in below areas is needed

  • Experience with HDL/HVL like Verilog System Verilog UVM methodology.
  • Strong understanding Bus Protocols like AHB AXI CHI ACE APB
  • Understanding of processor architecture debug architecture Cache Coherency NIC/NOC Architecture
  • Understanding of memory subsystems caches DDR controllers.
  • Programming skills in C/C/ Python or other languages.
  • User experience to execute analyze and debug test cases on emulation platform would be an added advantage.
  • Domain knowledge in at least some of the areas like Graphics/Multimedia/Networking IPs like PCIe MIPI Ethernet USB etc.


More information about NXP in India...

#LI-2734

Required Experience:

Staff IC

Employment Type

Full-Time

About Company

Report This Job
Disclaimer: Drjobpro.com is only a platform that connects job seekers and employers. Applicants are advised to conduct their own independent research into the credentials of the prospective employer.We always make certain that our clients do not endorse any request for money payments, thus we advise against sharing any personal or bank-related information with any third party. If you suspect fraud or malpractice, please contact us via contact us page.