Verification Engineer - Specialized
Verification Engineer - Specialized
Employer Active
Job Alert
You will be updated with latest job alerts via email
Share
Job Alert
You will be updated with latest job alerts via email
Not Disclosed
Salary Not Disclosed
1 Vacancy
Job Description
Job Title: Verification Engineer - Specialized
- Participate in the functional verification of a block(s) of complex ASICs and/or IP cores for an I/O SOC.
- Be part of a team of design verification team working closely with other team members to understand and verify the functionality of a given design element within the context of the block chip and overall system. Candidate will be participating in the UVM testbench development test plan & verification of a Complex SOC
- Create and implement a verification plan.
- Develop and execute test cases to ensure the functionality performance and reliability of the chip design.
- Collaborate with the hardware design team to identify and resolve issues.
- Work in a UVM environment.
- Use of Assertions and randomized and direct tests.
- Code coverage and debugging.
- Analyze and report on verification results.
- BSEE or CS
- 10-15 years of solid experience in UVM design verification
- Strong knowledge of UVM verification DV tools & methodologies
- Deep technical background in AISC & SOC verification.
- Experience with CPUs & high speed I/Os
- Experience with Cadence or Synopsys Verification tools & Verdi
- Solid experience in System verilog
- UVM
- Systemverilog
- SoC
- DFx
- Coverage
- Debugging skill
Employment Type
Full-time
