drjobs Verification Engineer (SV, UVM, Networking)

Verification Engineer (SV, UVM, Networking)

Employer Active

1 Vacancy
drjobs

Job Alert

You will be updated with latest job alerts via email
Valid email field required
Send jobs
Send me jobs like this
drjobs

Job Alert

You will be updated with latest job alerts via email

Valid email field required
Send jobs
Job Location drjobs

Bengaluru - India

Monthly Salary drjobs

Not Disclosed

drjobs

Salary Not Disclosed

Vacancy

1 Vacancy

Job Description

About Marvell

Marvells semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise cloud and AI automotive and carrier architectures our innovative technology is enabling new possibilities.

At Marvell you can affect the arc of individual lives lift the trajectory of entire industries and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation above and beyond fleeting trends Marvell is a place to thrive learn and lead.

Your Team Your Impact

The Switch Business Unit in Marvell designs and develops the next generation datacenter and enterprise System-On-Chip switch processors on leading edge process technology. We develop the architecture collaborate on IP development create the physical design develop switching solutions and work with the worlds leading data center and enterprise companies to bring next generation networking to reality.

What You Can Expect

  • Develop and maintain verification environment in UVM (Universal Verification Methodology)

  • Define and review verification test plan with architecture team and design team

  • Verify the design with directed and constraint random functional parameters

  • Maintain regression and debug test failures with designers

  • Report and analyze verification coverage of design features and parameters

  • Drive the verification to reach coverage target

  • Take responsibility in the verification of blocks sub-systems and top-level environment.

What Were Looking For

  • Bachelors/Masters/PhD degree in Computer Science Electrical Engineering or related fields and 4 to 20 years of related professional experience.

  • Verification experience in SV UVM and building verification environment from scratch is a must.

  • Knowledge of scripting languages such as PERL Python.

  • Knowledge in C programming .

  • Design/RTL experience in Verilog or SV is an advantage.

  • Knowledge of Ethernet protocols (IEEE 802.3 802.1Q 802.1D routing protocols) L2/L3/L4 Ethernet layers encryption/authentication algorithms and protocols and Precision Time Protocol (PTP IEEE-1588) is preferred and considered an advantage

  • Good learning problem solving interpersonal and communication skills.

  • Ability to be a part of a team working in cooperation

Additional Compensation and Benefit Elements

With competitive compensation and great benefits you will enjoy our workstyle within an environment of shared collaboration transparency and inclusivity. Were dedicated to giving our people the tools and resources they need to succeed in doing work that matters and to grow and develop with us. For additional information on what its like to work at Marvell visit our Careers page.

All qualified applicants will receive consideration for employment without regard to race color religion sex national origin sexual orientation gender identity disability or protected veteran status.

#LI-RS1

Employment Type

Full-Time

About Company

Report This Job
Disclaimer: Drjobpro.com is only a platform that connects job seekers and employers. Applicants are advised to conduct their own independent research into the credentials of the prospective employer.We always make certain that our clients do not endorse any request for money payments, thus we advise against sharing any personal or bank-related information with any third party. If you suspect fraud or malpractice, please contact us via contact us page.