RTL Design Engineer
RTL Design Engineer
Employer Active
Job Alert
You will be updated with latest job alerts via email
Share
Job Alert
You will be updated with latest job alerts via email
Job Description
Job Description: Seeking highly motivated energetic teamoriented Individual contributors who can work on synthesis LEC and constraints for NXP s digital IPs working in close collaboration with the RTL team
Key Responsibilities
Work closely with the architects and RTL team on synthesis LEC and constraints of NXP digital IPs
Carry out floorplanning and physically aware synthesis on high performance IPs
Do timing and power analysis on the db improve the recipe and provide timing feedback to RTL team
The Leads or solo owners are expected to work with minimal micromanagement needs. He / She should be able to communicate with other project members to manage the task divisions and deliveries. He / She will also be responsible to deliver the weekly Status with desired metrics information.
Key Technical Skills
Selfstarter with 312 years of relevant experience in synthesis LEC and constraints at an IP level. Candidate should be able to set up the synthesis and LEC flows from scratch.
Strong fundamentals of synthesis and P&R
Good scripting knowledge (tcl perl python)
Knowledge of Fusion compiler Genus/Innovus and Primetime
Remote Work :
No
Employment Type
Full Time
