Employer Active
Job Alert
You will be updated with latest job alerts via emailJob Alert
You will be updated with latest job alerts via emailNot Disclosed
Salary Not Disclosed
1 Vacancy
System Verilog and Specman language.
UVM methodologies
Test Plans and using logic simulation
Coding test cases and checkers
Coverage driven verification
Digital state machine architecture and logic design
simulationbased debug
Testbench development
Bachelors degree in Electrical Electronic or Computer Engineering
Advanced English level
Soft Skill
Good communication and problem solving
Proactive and selfdirected
Teamwork
Full Time