drjobs ASIC Verification Engineer

ASIC Verification Engineer

Employer Active

1 Vacancy
drjobs

Job Alert

You will be updated with latest job alerts via email
Valid email field required
Send jobs
Send me jobs like this
drjobs

Job Alert

You will be updated with latest job alerts via email

Valid email field required
Send jobs
Job Location drjobs

San José - Costa Rica

Monthly Salary drjobs

Not Disclosed

drjobs

Salary Not Disclosed

Vacancy

1 Vacancy

Job Description

System Verilog and Specman language.

UVM methodologies

Test Plans and using logic simulation

Coding test cases and checkers

Coverage driven verification

Digital state machine architecture and logic design

simulationbased debug

Testbench development



Requirements

Bachelors degree in Electrical Electronic or Computer Engineering

Advanced English level


Soft Skill

Good communication and problem solving

Proactive and selfdirected

Teamwork



Employment Type

Full Time

Company Industry

About Company

Report This Job
Disclaimer: Drjobpro.com is only a platform that connects job seekers and employers. Applicants are advised to conduct their own independent research into the credentials of the prospective employer.We always make certain that our clients do not endorse any request for money payments, thus we advise against sharing any personal or bank-related information with any third party. If you suspect fraud or malpractice, please contact us via contact us page.