Principal Design Engineer
Principal Design Engineer
Employer Active
Job Alert
You will be updated with latest job alerts via email
Share
Job Alert
You will be updated with latest job alerts via email
Job Description
At Cadence we hire and develop leaders and innovators who want to make an impact on the world of technology.
This team is focused on High Speed Serdes. The ideal candidate will have at least 5 plus years of actual work experience in SerDes as well as a thorough understanding of the endtoend digital design flow to accurately and efficiently collaborate with all members of the technical staff both analog and digital regarding overall project development progress and status. This includes but is not limited to:
- Digital microarchitecture definition and documentation
- RTL logic design debug and functional verification
- Understanding of digital architecture tradeoffs for power performance and area
- Understanding of proper handling of multiple asynchronous clock domains and their crossings
- Understanding of Lint checks UPF checks and proper resolution of errors
- Understanding synthesis timing constraints static timing analysis and constraint development
- Understanding of fundamental physical design flows and stages
- Understanding of wireline standards and collaborating with standards experts to relate standard requirements to logic specifications
- Experience on silicon bringup and testing of wireline IP
- Strong background in DSP and algorithms is a plus
Requested Skill Set
- Masters degree or higher in Electrical Engineering
- Minimum 5 years of digital design work experience
- Handson experience in implementing and demonstrating digital designs in FPGAs or ICs
Were doing work that matters. Help us solve what others cant.
We welcome applications from candidates with disabilities and in equity seeking groups. If you have accessibility needs during the application and interview process we encourage you to make your needs known.
Required Experience:
Staff IC
Employment Type
Full-Time
