drjobs Staff ASIC Design Engineer Constraints RTL

Staff ASIC Design Engineer Constraints RTL

Employer Active

1 Vacancy
drjobs

Job Alert

You will be updated with latest job alerts via email
Valid email field required
Send jobs
Send me jobs like this
drjobs

Job Alert

You will be updated with latest job alerts via email

Valid email field required
Send jobs
Job Location drjobs

Ottawa - Canada

Monthly Salary drjobs

Not Disclosed

drjobs

Salary Not Disclosed

Vacancy

1 Vacancy

Job Description

Were hiring! Come and join one of the fastest growing design services companies in Ottawa. Be part of a company that offers interesting work in challenging stimulating technical environments with companies that lead the world in technology and innovation.

We recognize that our strength is our people so at BTA Design Services we foster an environment where everyone on the team is appreciated trusted and engaged. We also recognize that work / life balance is essential so we strive to provide our employees with opportunities that challenge and engage them but allow them to enjoy family friends and life outside of work.

Key Responsibilities
  • Understand highlevel requirements and translate them into detailed specifications.
  • Develop synthesis and timing constraints for complex block and subsystems
  • Design and implement complex RTL logic (mainly Verilog or System Verilog) run blocklevel simulation ASIC synthesis timing closure.
  • Interface with the verification team design team hardware team and support team.
  • Perform lab bringup product integration and support.
  • Provide technical support to customers and lead them through complex technical issues
Requirements
The ideal individual is a staff / principal IC Design Engineer with the following...
  • Minimum of an undergraduate degree in EE or equivalent skills/experience.
  • A minimum of 15 years of relevant experience in progressive roles.
  • Experience with modern day ASIC development including complex RTL logic design synthesis STA lint LEC and understanding of PnR.
  • Deep experience developing synthesis and timing constraints for complex logic blocks and subsystems on large timing critical digital designs
  • Experience with complex asynchronous clock boundaries & highspeed serial interfaces.
  • Experience in a lab environment troubleshooting issues up to the system level.
  • Experience or knowledge in one or more of the following required: ARM A** Application Processor SubSystems Processor Fabric Interfaces (ARM preferred coherent and noncoherent) Caches NonVolatile memory Networking Switch/Router Datapaths Packet Processing OTN Ethernet
  • Experience with industry standard interfaces e.g. 10/25/40/100Gb Ethernet and OTN PCIe SPI I2C USB AXI AHB AMBA GPIO SRIO DDR/SDRAM/DMA NV Memories
  • Test verification and scripting experience is a must.
  • Track record as a selfstarter a team player and a leader.

Required Experience:

Senior IC

Employment Type

Full-Time

Company Industry

About Company

Report This Job
Disclaimer: Drjobpro.com is only a platform that connects job seekers and employers. Applicants are advised to conduct their own independent research into the credentials of the prospective employer.We always make certain that our clients do not endorse any request for money payments, thus we advise against sharing any personal or bank-related information with any third party. If you suspect fraud or malpractice, please contact us via contact us page.