Employer Active
Job Alert
You will be updated with latest job alerts via emailJob Alert
You will be updated with latest job alerts via emailNot Disclosed
Salary Not Disclosed
1 Vacancy
About Marvell
Marvells semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise cloud and AI automotive and carrier architectures our innovative technology is enabling new possibilities.
At Marvell you can affect the arc of individual lives lift the trajectory of entire industries and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation above and beyond fleeting trends Marvell is a place to thrive learn and lead.
Your Team Your Impact
Marvell Custom Solutions develops cuttingedge solutions for large AI cloud data center and telecom customers. The SoCs encompass bestinclass performance advanced dietodie and packaging technology and optimized lowpower techniques.What You Can Expect
Lead a small team of engineers to define and design Marvell PCIe gen7 IP development that can be deployed across different SoC usage and configuration
Work closely with verification team to enable PCIe testbenches that enable robust and ease of integration into different SoCs verification environments
Drive key test logic that allow effective debugging both in presilicon validation and post silicon debug and bring up.
Own and debug failures in both verification and validation platforms to rootcause problems
Coach and mentor junior engineers of the team when necessary to achieve successful project outcomes.
What Were Looking For
Bachelors degree in Computer Science Electrical Engineering or related fields and 17 years of related professional experience. OR Masters degree in Computer Science Electrical Engineering or related fields with 12 years of experience. OR PhD in Computer Science Electrical Engineering or related fields with 10 years of experience.
Strong background in PCIe protocol and application with at least 10 years of experience in leading role of design definition and implementation both at IP and SoC level in this area
Strong background in SoC design flow and methodology
Knowledgeable in how IP and SoC design can be verified at verification and preSi validation to achieve full functionality
Must have effective interpersonal and teamwork skills.
Participate in problem solving and quality improvement activities.
Demonstrate initiative and a bias for thoughtful action.
Grounded detailoriented always backs up ideas with facts.
Expected Base Pay Range (USD)
$ per annumThe successful candidates starting base pay will be determined based on jobrelated skills experience qualifications work location and market conditions. The expected base pay range for this role may be modified based on market conditions.
Additional Compensation and Benefit Elements
At Marvell we offer a total compensation package with a base bonus and equity.Health and financial wellbeing are part of the package. That means flexible time off 401k plus a yearend shutdown floating holidays paid time off to volunteer. Have a question about our benefits packages health or financial Ask your recruiter during the interview process.All qualified applicants will receive consideration for employment without regard to race color religion sex national origin sexual orientation gender identity disability or protected veteran status.
Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at .
#LITM1Full-Time