Master Thesis FPGA prototyping for design space exploration
Master Thesis FPGA prototyping for design space exploration
Employer Active
Job Alert
You will be updated with latest job alerts via email
Share
Job Alert
You will be updated with latest job alerts via email
Job Description
This is a chance to write your thesis in an experienced international R&D team that is responsible for the architecture of new differentiating digital IP acceleration domains used in the design of advanced microcontrollers andmicroprocessorsbased chips.The technology for which this team is responsible provides market differentiation of a product portfolio with over four billion USD in annual revenue. Chances are that the car you drive the intelligent devices that pervade your living space and the factories that produce the goods you use will contain one or more of the chips you contribute to.
We are part of Advanced Chip Engineering a central design organization within NXP developing products for multiple business lines in Automotive Internet of Things (IoT) Networking and Radio Frequency products with expertise in hardware engineering including architecture IP and full SoC Design.
We are seeking a Masters student to join our team and focus on FPGA prototyping for design space exploration as part of their thesis work. This role involves handson experience in developing and testing FPGAbased solutions to explore various design configurations and optimize performance.
Key Responsibilities:
Collaborate with the team to design and implement FPGA prototypes based on preexisting ASIC IPs for design space exploration
Conduct testing and validation of FPGA designs to ensure performance and reliability
Apply knowledge of digital design and hardware description languages (VHDL/Verilog)
Utilize strong programming skills in C and Python for development and integration tasks
Qualifications:
Currently pursuing a Masters degree in Electrical Engineering Computer Engineering or a related field
Strong understanding of FPGA design and prototyping
Experience with VHDL/Verilog and digital design principles
Proficiency in C and Python programming
Good written and verbal English communication skills are required
Contract Duration: 6 months (thesis contract)
Working Time: 35h/week
Job Location: Hamburg (onsite)
#LIf35fEmployment Type
Full-Time
