Employer Active
Job Alert
You will be updated with latest job alerts via emailJob Alert
You will be updated with latest job alerts via emailNot Disclosed
Salary Not Disclosed
1 Vacancy
Job Title: SrASIC/FPGA VHDL Design Engineer
Job Code: 22429
Job Location: Camden NJrelocation available for those that qulify
Schedule: 9/80 Regular with every other Friday off
Job Description:
Reporting to the Manager Engineering (ASIC/FPGA) the Senior Member of Engineering Staff (SMES) will be part of the key design team responsible for the delivery of FPGAs for defense applications. S/he will architect implement FPGA design with hands on design/debug with primarily Ethernet I2C SPI AXI protocols.
L3Harris has stateoftheart EDA flows/methodologies including Mentor EDA: Simulator Questa Prime Verification IP (QVIPs) UVM framework Clock Domain Crossing (CDC) Reset Domain Crossing (RDC) Questa Lint Synopsys (DC/Primetime/Synplify) Xilinx/Intel/Microchip EDA (Vivado/Libero/Quartus). We are a learning organization and have the capability to target all FPGA vendors and have ASIC front end capability with mature design processes.
This is a high impact role in the organization to ensure robust quality and delivery of communication products for National Security.
Essential Functions:
Qualifications:
Preferred Additional Skills:
#LIJV1
Required Experience:
Senior IC
Full Time