drjobs Distinguish Engineer Design Verification

Distinguish Engineer Design Verification

Employer Active

1 Vacancy
drjobs

Job Alert

You will be updated with latest job alerts via email
Valid email field required
Send jobs
Send me jobs like this
drjobs

Job Alert

You will be updated with latest job alerts via email

Valid email field required
Send jobs
Job Location drjobs

Santa Clara - USA

Monthly Salary drjobs

Not Disclosed

drjobs

Salary Not Disclosed

Vacancy

1 Vacancy

Job Description

About Marvell

Marvells semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise cloud and AI automotive and carrier architectures our innovative technology is enabling new possibilities.

At Marvell you can affect the arc of individual lives lift the trajectory of entire industries and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation above and beyond fleeting trends Marvell is a place to thrive learn and lead.

Your Team Your Impact

Marvell Custom Solutions develops cuttingedge solutions for large AI cloud data center and telecom customers. The SoCs encompass bestinclass performance advanced dietodie and packaging technology and optimized lowpower techniques.

As part of the Marvell Data Center Design Verification Team you will verify all of the circuitry that goes inside our chips for the general market and for specific customers. These chips use highly advanced technology to facilitate data transfers at high speeds and you will help verify that each design meets our customers specifications whether theyre a major hyperscaler company or telecom organization etc.

What You Can Expect

  • Lead ta small team of engineers to define the verification methodologies for Marvell PCIe gen7 development that can enable robust product deployment and delivery across multiple products with PCIe I/F
  • Architect and implement simulation test bench in UVM
  • Develop and execute testplans for verifying correctness and performance of the design.
  • Drive test logic with RTL designers to enable effective debugging both in presilicon validation and post silicon debug and bring up. Own and debug failures in both simulation and validation platforms to rootcause problems
  • Closely work with RTL designers of the block and SoC being verified for test plan development debug coverage closure and gate level simulations
  • Coach and mentor junior engineers of the team when necessary to achieve successful project outcomes.

What Were Looking For

  • Bachelors degree in Computer Science Electrical Engineering or related fields and 17 years of related professional experience. OR Masters degree in Computer Science Electrical Engineering or related fields with 12 years of experience. OR PhD in Computer Science Electrical Engineering or related fields with 10years of experience.
  • Strong background in PCIe protocol and application with at least 10 years of experience in leading role of driving verification both at IP and SoC level in this area
  • Strong background in SoC verification and test bench development using UVM System Verilog C/C and DPI.
  • Strong verification skills understanding of methodology (object oriented programming whitebox/blackbox directed/random testing coverage gatelevel simulations data structure)
  • Must have effective interpersonal and teamwork skills.
  • Participate in problem solving and quality improvement activities.
  • Demonstrate initiative and a bias for thoughtful action.
  • Grounded detailoriented always backs up ideas with facts.

Expected Base Pay Range (USD)

$ per annum

The successful candidates starting base pay will be determined based on jobrelated skills experience qualifications work location and market conditions. The expected base pay range for this role may be modified based on market conditions.

Additional Compensation and Benefit Elements

At Marvell we offer a total compensation package with a base bonus and equity.Health and financial wellbeing are part of the package. That means flexible time off 401k plus a yearend shutdown floating holidays paid time off to volunteer. Have a question about our benefits packages health or financial Ask your recruiter during the interview process.

All qualified applicants will receive consideration for employment without regard to race color religion sex national origin sexual orientation gender identity disability or protected veteran status.

Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at .

#LITM1

Employment Type

Full-Time

About Company

Report This Job
Disclaimer: Drjobpro.com is only a platform that connects job seekers and employers. Applicants are advised to conduct their own independent research into the credentials of the prospective employer.We always make certain that our clients do not endorse any request for money payments, thus we advise against sharing any personal or bank-related information with any third party. If you suspect fraud or malpractice, please contact us via contact us page.