As a key player on the Design team you will participate in the RTL design and development of the signal processing path for Aevas 4D Lidar processing chip. You will be responsible for implementing and/or integrating subcomponents of the design in ASIC.
What youll be doing:
Develop subcomponents of the digital signaling pipeline.
Code RTL Test and Validate Aevaspecific subcomponents.
Implement additional SOC functionality including functional safety and robustness functions.
Focus on developing efficient highly reliable highly available robust functionality.
Work with Architects design engineers verification engineers and System software teams to ensure that the SOC meets its functional performance and power targets.
What youll have:
10 years of experience in the design and verification of advanced ARM or similar processor Architecture based SOCs
Experience and knowledge of DSP designs algorithms and signal processing functionality. Ability to achieve high performance and low power targets.
Experience writing Verilog RTL Code.
Working experience and knowledge in AMBA protocols LPDDR Ethernet MIPI and highspeed Serdes etc.
Proficient in debugging complex SOC or CPU core designs
Desire to learn & implement groundbreaking new processes and methodology for continuous improvement
Nice to haves:
Experience in FPGA designs presilicon validation on emulation platforms such as Cadence Palladium Mentor Veloce Synopsys Zebu
Disclaimer: Drjobpro.com is only a platform that connects job seekers and employers. Applicants are advised to conduct their own independent research into the credentials of the prospective employer.We always make certain that our clients do not endorse any request for money payments, thus we advise against sharing any personal or bank-related information with any third party. If you suspect fraud or malpractice, please contact us via contact us page.