Senior Lead Engineer Verification

Role Overview

We areseekinga highly motivated technically strong and execution-focused Individual Contributor to lead and deliver first-pass success for complex Digital IP and Subsystem verification programs. The role demands deepexpertisein advanced verification methodologies strong ownership mindset and ability to collaborate across multi-disciplinary and global teams.

The individual will work closely with System Architecture Design DFT Mixed Signal and Validation teams across sites to address verification challenges spanning IP Subsystem and full SoC contextleveragingsimulation formal verification hardware modeling and pre/post silicon validation techniques.

Key Responsibilities

- Lead end-to-end verification execution for complex IPs and Subsystems ensuring high quality and first-pass silicon success

- Evaluate adopt and deploy advanced and scalable verification methodologies to handle increasing design complexity

- Own verification quality metrics across planning execution and closure phases

- Drive Zero Defect mindset through rigorous process adherence coverage closure and defect prevention strategies

- Analyze existing verification flows and implement improvements to enhance efficiency predictability and quality

- Contribute to and influence technical innovation within the team includingmethodologyevolution and automation

- Collaborate effectively across local and global cross-functional teams including Design DFT Architecture and Validation

- Support pre-silicon and post-silicon validation activities where

Technical Skills Must Have

- 1015 years of hands-on experience in IP or Subsystem verification for complex multi-million gate designs

- Strongexpertisein HVLs such asSystemVerilog/UVM andproficiencyin C/C

- Solid understanding of HDLs such as Verilog/VHDL

- Experience with industry simulators such as VCSNCSimModelSim or Questa

- Strong experience in testbench architecture development debugging and verification closure

-Proficiencyin test planning feature traceability and functional/performance validation

- Strong knowledge of assertions (SVA) functional coverage and regression management

- Solid understanding of microcontroller architectures (ARM cores) and interconnect protocols such as AHB AXI AMBA

- Experience in memory subsystems including SRAM Flash DDR and memory controllers

Technical Skills Good to Have

- Exposure to formal verification methodologies and tools

- Experience with gate-level simulations and verification planning tools

- Exposure to emulation and pre-silicon validation environments

- Domain knowledge in automotive graphics/vision accelerators high-speed serial interfaces or networking protocols such as Ethernet

Soft Skills & Leadership Expectations (Aligned to NXP Values)

- **CustomerFocus:**Demonstratesstrong ownership towards delivering high-quality IPs aligned with customer expectations and product timelines

- **Ownership &Accountability:** Takes complete responsibility for deliverables proactively manages risks and drives closure with minimal supervision

- **Collaboration:** Works effectively with global and cross-functional teams fostering open communication and knowledge sharing

- **InnovationMindset:** Actively contributes to continuous improvement automation and adoption of advanced verification practices

- **Quality &Excellence:** Champions First Time Right and Zero Defect principles through disciplined engineering practices

- **LearningAgility:** Continuously upgrades technical skills and adapts to evolving tools technologies and methodologies

- **Influence &Mentoring:** Provides technical guidance mentors junior engineers and influences team-level technical direction

- **Integrity &Transparency:**Demonstratesethical behavior transparent communication and adherence to organizational processes

Experience Profile

- 10 to 15 years of relevant experience in Digital IP/SubSystemVerification

- Proventrack recordof leading verification execution for complex designs

- Experience working in distributed/global engineering environments is highly desirable