Enter a job title or keyword

Product Engineer II (DDR IP)

Cadence Systems


Job Location:

Shanghai - China

Monthly Salary: Not provided by the employer
Posted: 21 August 2026 (2 days ago)
Application Deadline: 18 November 2026
Vacancies: 1 Vacancy

Job Summary

At Cadence we hire and develop leaders and innovators who want to make an impact on the world of technology.

Job Description

At Cadence we hire and develop leaders and innovators who want to make an impact on the world of technology.

Job Title: Product Engineer II

Location: Nanjing or Shanghai

Cadence is a pivotal leader in electronic design building upon more than 30 years of computational software expertise. We apply our Intelligent System Design strategy to deliver software hardware and IP that turn design concepts into reality. This strategy is supplemented by AI-augmented development practices throughout all our organizations to empower our team to focus on creative problem-solving and innovation. Our customers are the worlds most innovative companies delivering extraordinary electronic productsfrom chips to boards to systemsfor dynamic market applications including consumer hyperscale computing 5G communications automotive aerospace industrial and health. Join us and be part of a culture that values innovation collaboration and customer success.

Job Summary:

Product Engineer Memory IP Products

Join a growing and dynamic IP team and help lead the proliferation of best-in-class Memory PHY IP products across a wider range of customers. This is a tremendous opportunity to work with an experienced team focusing on development and support of high-performance IP related to memory protocols such as DDR/LPDDR/HBM/GDDR and to engage with the technology sectors top companies making an impact in our world.

The role will be a key member of technical staff in an organization responsible for activities including but not limited to pre-sales engagement with potential customers and post-sales technical support for integration usage and deployment of memory physical IP producs. This candidate will be the primary interface between customers CDNS R&D and System Validation teams. Candidate should possess strong communication skills with ability to manage multiple priorities on a day-to-day basis. Ownership of tasks ability to collaborate with remote teams located worldwide and clear oral and written communication skills are must-have attributes in this role.

  • Primary Responsibilities:

    • Supporting pre-silicon integration usage and implementation of memory subsystem products

    • Helping with internal system integration and QA testing of memory subsystem products (Controller PHY)

    • Analyzing and resolving complex subsystem application or implementation issues and providing professional guidance to customers

    • Supporting various memory PHY and controller SOC integration reviews and implementation reviews

    • Assisting customers with RTL and gate-level simulations to verify functionality

    • Assisting customers with timing closure and other aspects of physical integration

    • Participating in development and refinement of product documentation and checklists for customer applications

    • Supporting post-silicon bringup and production test activities for customers as needed

    • Enhancing customer experience by providing prompt thorough and technically accurate responses to customer questions

    • Leveraging AI-powered tools and assistants to enhance productivity improve decision making and maintain high-quality customer deliverables.

    • Applying AI-powered analytics tools to extract insights identify patterns and generate actionable recommendations from complex datasets

  • Position Requirements:

    • B.S Electrical/Computer Engineering (or similar degree) with minimum 2 years of relevant industry experience OR M.S Electrical/Computer Engineering (or similar degree)

    • Experience working with DDR5/4/3 LPDDR5/4/3 HBM3 GDDR6 or similar IPs

    • Verilog RTL design and gate level verification experience

    • Synthesis and static timing analysis experience (physical implementation/verification experience is a plus)

    • Familiarity with industry standard DFT flows and test methodologies.

    • Familiarity with package and board design

    • Ability to read schematics and participate in SI/PI reviews for customer board/package implementation

  • Preferred Qualifications

    • M.S Electrical/Computer Engineering (or similar degree) with 2 years of relevant industry experience

    • Experience with Memory PHY and DSP based architecture

    • Experience with embedded microcontroller FW

Were doing work that matters. Come join our growing team and help us solve problems that others cant.

Were doing work that matters. Help us solve what others cant.

Required Experience:

IC


About Company

Company Logo

Do you want to shape the future of technology? Cadence is leading the charge to solve some of technology’s toughest challenges. We work with the world’s most innovative companies, across a growing range of industries. Major trends that you hear about everyday – like artificial intell ... View more

View Profile View Profile