Enter a job title or keyword

Senior IO Chiplet Verification Engineer


Job Location:

Ottawa - Canada

Monthly Salary: Not provided by the employer
Posted: 29 September 2026 (Yesterday)
Application Deadline: 27 December 2026
Vacancies: 1 Vacancy

Job Summary

About BTADesignServices
Headquartered in Ottawa BTA Design Services supports the electronic design community across Canada and internationally specializing in ASIC and FPGA design verification and embedded software development. We strengthen our clients engineering teams and accelerate the delivery of complete production-ready designs.

We are adaptable efficient and built around exceptional technical talent. Our continued growth reflects the trust our clients place in us and we are currently searching for aSenior I/O Chiplet Verification Engineer.

About the Engagement
The I/O chiplet connects die-to-die interfaces with multi-protocol high-speed I/O combining UCIe PCIeEthernet static switching and an embedded management subsystem. You will collaborate with architectureRTL verification firmware physical design and IP partners. Client identity and detailed programspecifications are shared under confidentiality during interviews.

About the Position
You will establish and execute verification plans for assigned blocks subsystems and chip-level closely with designers and architects you will turn requirements into measurable verification goalsand produce the evidence needed for sign-off covering both high-speed datapaths and firmware-controlledmanagement functions.

Key Responsibilities

  • Build verification plans that map requirements to test scenarios platforms coverage goals and sign-offcriteria.
  • Develop reusable SystemVerilog/UVM environments sequences agents scoreboards referencemodels and assertions.
  • Integrate vendor VIP and models; verify configured IP and end-to-end connectivity across protocol andPHY interfaces.
  • Verify legal static-switch mappings protocol modes data integrity latency throughput and reset orrecovery behavior.
  • Verify CSR access boot and configuration sequences sideband management interrupts and errorhandling with firmware teams.
  • Apply simulation formal and connectivity checks low-power verification and hardware/software co-simulation where appropriate.
  • Automate regressions triage failures and close functional assertion and code coverage withdocumented exclusions.
  • Review CDC/RDC findings with designers support gate-level sanity checks and bring-up and reportverification readiness.

Must-HaveQualifications
  • Extensive hands-on ASIC verification experience 10 years or more with ownership through tape-outsign-of.
  • Strong SystemVerilog and UVM skills including constrained-random stimulus and reusable testbencharchitecture.
  • Proven ability to write verification plans define coverage debug complex failures and driveclosure.
  • Experienceverifyinghigh-speedinterfacescomplexSoCsnetworkingASICsordie-to-dieinterconnect.
  • Hands-onVIPintegrationreferencemodelingscoreboardingandassertion-basedverification.
  • Understanding of multi-clock and reset behavior protocol corner cases and the limits of simulation andstatic checks.
  • Strong scripting and regression automation skills with disciplined test and configuration management.
  • Abilitytoworkindependentlyreviewothersworkandexplainremainingrisksandsign-offevidenceclearly.
Nice-to-Have
  • UCIePCIeGen6/Gen7EthernetPCS/FECor224GSerDesandmixed-signalIPverification.
  • Formalmodelcheckingconnectivityverificationorpower-awaresimulationwithUPF.
  • EmbeddedprocessorverificationsecurebootAXI/APBregistermodelsorfirmware-driventesting.
  • FPGA prototyping or emulation silicon bring-up and reviewed AI-assisted verification workflows.
Work Arrangement
Ottawa Canada is preferred. Hybrid arrangements may be considered based on the candidate and projectneeds. Clear written communication independent execution and collaboration with distributed engineeringteams are essential.

Compensation
Compensation will reflect individual experience technical capability and the responsibilities of the role. Thepackage will be discussed during the recruitment process.

Why Work With Us
Join an experienced team working on the connectivity challenges behind advanced AI and computingsystems. You will have direct technical ownership close access to architects and implementation specialistsand the opportunity to shape reusable engineering methods for future chiplet programs. We value soundengineering judgment collaboration and a sustainable balance between demanding work and life outside it.

Onlycandidatesselectedforaninterviewwillbecontacted.

Disclaimer

BTA Design Services is an equal opportunity employer. We welcome applications from candidates of all backgrounds and are committed to an inclusive
accessible recruitment process. Accommodations are available on request at any stage of hiring.
This posting is for recruitment purposes only and does not constitute an offer of employment or a contract. Role scope requirements and compensation aresubject to change. All applications are handled in confidence.


Required Experience:

Senior IC


About Company

Company Logo

Our design services will enhance and accelerate your ASIC & FPGA development. Let us complement your internal team to speed up and improve delivery.

View Profile View Profile