Soc Design Verification Engineer Jobs in Santa Clara County, CA
-
Job Type
-
Posting Date
17 Jobs Found | Sort By : Relevance | Posted Date
Less results matching your search!
Try removing some of the filters to get more results
No results matching your search!
Try removing some of the filters to get more results
Senior Software Engineer (cortex)
Palo Alto Networks
Your CareerWe are looking for a Senior Staff Backend Engineer to join our Cortex backend engineering group.The group develops and maintains the backend of Cortex products - Cortex XSOAR Cortex XDR and Cortex XSIAM. You will join a team focused on developing innovating and scaling the Cortex Platfor...
Principal Asic Design Verification Engineer (netse...
Palo Alto Networks
Your CareerAs a Design Verification engineer on the ASIC team you will ensure that the ASICs in our groundbreaking next-generation firewall products meet or exceed industry-leading requirements for features performance and reliability. You will define verification methodologies architect test bench...
Sr Principal Asic Design Verification Engineer (ne...
Palo Alto Networks
Your CareerAs a Design Verification engineer on the ASIC team you will ensure that the ASICs in our groundbreaking next-generation firewall products meet or exceed industry-leading requirements for features performance and reliability. You will define verification methodologies architect test bench...
Fpga Verification Engineer
American It Systems
FPGA Verification Engineer Santa Clara CA 5days onsite Mandatory Areas Must Have Skills FPGA Verification Engineer Skill 1 8 Years of in FPGA Skill 2 5 Years of Exp in UVM Skill 2 5 Years of Exp in System Verlilog Job Description: We are seeking a highly motivated and skilled...
Fpga Verification Engineer Santa Clara, Caon-site
Sti
Title: FPGA Verification EngineerLocation: Santa Clara CA/On-SiteLong TermMandatory AreasMust Have Skills FPGA Verification EngineerSkill 1 8 Years of in FPGASkill 2 5 Years of Exp in UVMSkill 2 5 Years of Exp in System VerlilogGood To have SkillsSkill 1 Yrs of Exp N/ASkill 2 Yrs of Exp N/ASk...
Soc Design Verification Engineer
Inft Solutions Inc
Job Description:Minimum QualificationsTrack record of first-pass success in ASIC development cycles.Bachelors degree in computer science Computer Engineering relevant technical field or equivalent practical experience.8 to 10 years of hands-on experience in SystemVerilog/UVM methodologyExperience in...
Fpga Verification Engineer Santa Clara, Ca
Sti
Mandatory AreasMust Have Skills FPGA Verification EngineerSkill 1 8 Years of in FPGASkill 2 5 Years of Exp in UVMSkill 2 5 Years of Exp in System VerlilogLocation Santa Clara CAOnsite Requirement - Y/N- YNumber of days onsite 5 DaysIf Onsite Office Address Job Description:We are seeking a hi...
Fpga Verification Engineer
Inherent Technologies
Position: FPGA Verification Engineer Location: Santa Clara CA***Day 1 Onsite*** Duration: 1 Years Mandatory Areas Must Have Skills FPGA Verification Engineer Skill 1 8 Years of in FPGA Skill 2 5 Years of Exp in UVM Skill 2 5 Years of Exp in System Verlilog Good To have Skills...
Staff Verification Engineer
31 Msi
About Marvell Marvells semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise cloud and AI and carrier architectures our innovative technology is enabling new possibilities.At Marvell you can affect the arc of individual lives...
Senior Staff Verification Engineer
31 Msi
About Marvell Marvells semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise cloud and AI and carrier architectures our innovative technology is enabling new possibilities.At Marvell you can affect the arc of individual lives...
Senior Staff Engineer, Design Verification
31 Msi
About Marvell Marvells semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise cloud and AI automotive and carrier architectures our innovative technology is enabling new possibilities.At Marvell you can affect the arc of indivi...
Fpga Verification Engineer
Tekwissen Llc
Overview: TekWissen is a global workforce management provider headquartered in Ann Arbor Michigan that offers strategic talent solutions to our clients world-wide. Our client provider of digital technology and transformation information technology and services Position: FPGA Verification Eng...
Fpga Verification Engineer
Cloudious Llc
FPGA Verification Engineer Santa Clara CA Mandatory Areas Must Have Skills FPGA Verification Engineer Skill 1 8 Years of in FPGA Skill 2 5 Years of Exp in UVM Skill 2 5 Years of Exp in System Verlilog $70/hr on C2C Job Description: We are seeking a highly motivated and skilled FPG...
Fpga Verification Engineer
Saransh Inc
Role: FPGA Verification Engineer Location: Santa Clara CA (Onsite from Day 1) Contract Must Have Skills: FPGA Verification Engineer Skill 1 8 Years of in FPGA Skill 2 5 Years of Exp in UVM Skill 2 5 Years of Exp in System Verlilog Key Responsibilities: Develop and execute compreh...
Director Of Design Verification
31 Msi
About Marvell Marvells semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise cloud and AI automotive and carrier architectures our innovative technology is enabling new possibilities.At Marvell you can affect the arc of indivi...
Soc Design Lead
31 Msi
About Marvell Marvells semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise cloud and AI automotive and carrier architectures our innovative technology is enabling new possibilities.At Marvell you can affect the arc of indivi...
Senior Principal Design Verification Engineer
31 Msi
About Marvell Marvells semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise cloud and AI automotive and carrier architectures our innovative technology is enabling new possibilities.At Marvell you can affect the arc of indivi...