Technical Lead, Design Verification (Sr. Principal Engineer)
Santa Clara County, CA - USA
Job Summary
About Marvell
Marvells semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise cloud and AI and carrier architectures our innovative technology is enabling new possibilities.
At Marvell you can affect the arc of individual lives lift the trajectory of entire industries and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation above and beyond fleeting trends Marvell is a place to thrive learn and lead.
Your Team Your Impact
Custom Silicon Engineering (CSE) group is part of Data Center Engineering (DCE) Business Unit closely collaborates with strategic Hyper scalar and Data Center customers in the development of advanced and highly complex custom SoCs from architecture and design all the way through layout packaging prototype validation and production ramp up.What You Can Expect
- Work on verification of memory subsystems of Marvells AI/ML Network processing Compute Memory Expander and Accelerated Compute SOCs and IPs.
- Develop the architecture for a functional verification environment including reference models and bus-functional monitors and drivers using System Verilog and UVM methodology.
- Analyze designs and architectures to develop test strategies that will ensure functional correctness.
- Develop verification testplan and write tests using random techniques and coverage analysis and work with designers to ensure it is complete.
- Debug failures and work with designers to resolve issues.
- Contribute to the development and future direction of SoC verification methodologies and environments.
- Provide leadership for a geographically dispersed team of verification professionals in pre-silicon validation of a highly complex SoC design.
What Were Looking For
Bachelors degree in Electrical engineering Electronics Computer engineering or related fieldswith10-15 years of experience.
Masters degreeand/or PhD in Electrical engineering Electronics Computer engineering or related fields with 5-10 years of experience.10 years of experience in design engineering with focus on verification.
At least 5 years of direct hands-on verification experience on PCIe NOC DDR HBM Processor cores at block subsystem and full chip level contexts.
Strong experience developing complex/random verification environments using System Verilog/UVM
Strong experience with writing and executing detailed verification test-plan.
Strong experience with scripting languages such as Python or Perl and EDA verification tools as well as bug tracking and regression mechanisms.
Strong experience with object-oriented design and implementation.
Excellent communication skills to interface internally and externally with all levels of the organization and to participate in problem-solving and quality improvement activities.
Demonstrates good analytical and problem-solving skills.
Must have the ability to define problems issues and opportunities analyze data establish facts and draw valid conclusions from various datasets.
Must have the ability to multi-task in a fast-paced environment.
Expected Base Pay Range (USD)
158600 - 237600 $ per annumThe successful candidates starting base pay will be determined based on job-related skills experience qualifications work location and market conditions. The expected base pay range for this role may be modified based on market conditions.
Additional Compensation and Benefit Elements
Marvell is committed to providing exceptional comprehensive benefits that support our employees at every stage - from internship to retirement and through lifes most important moments. Our offerings are built around four key pillars: financial well-being family support mental and physical health and recognition. Highlights include an employee stock purchase plan with a 2-year look back family support programs to help balance work and home life robust mental health resources to prioritize emotional well-being and a recognition and service awards to celebrate contributions and milestones. We look forward to sharing more with you during the interview process.All qualified applicants will receive consideration for employment without regard to race color religion sex national origin sexual orientation gender identity disability or protected veteran status.
Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at .
Interview Integrity
To support fair and authentic hiring practices candidates are not permitted to use AI tools (such as transcription apps real-time answer generators like ChatGPT or Copilot or automated note-taking bots) during interviews.
These tools must not be used to record assist with or enhance responses in any way. Our interviews are designed to evaluate your individual experience thought process and communication skills in real time. Use of AI tools without prior instruction from the interviewer will result in disqualification from the hiring process.
This position may require access to technology and/or software subject to U.S. export control laws and regulations including the Export Administration Regulations (EAR). As such applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens lawful permanent residents or protected individuals as defined by 8 U.S.C. 1324b(a)(3) all applicants may be subject to an export license review process prior to employment.
#LI-JT2Required Experience:
Staff IC
Key Skills
About Company
Designed for your current needs and future ambitions, Marvell delivers the data infrastructure technology transforming tomorrow’s enterprise, cloud, automotive, and carrier architectures for the better.