RTL Design Engineer

At Apple we work every day to craft products that enrich peoples lives. If youre passionate about taking on unsolved challenges we have a great opportunity for a results-oriented and highly motivated RTL Design Engineer. This is an exciting position in the world class Apple mixed-signal silicon design team!nnThis role will build upon your solid foundation in digital logic circuits while introducing mixed-signal and analog circuit design and features. You will work with a variety of flows fundamental to modern silicon engineering: modeling and integrating high-performance mixed-signal and analog IPs into high-speed digital circuits ensuring formal equivalence between custom designs and their abstract representations. This is an excellent opportunity to gain valuable experience in software methods and analysis which are increasingly crucial across the semiconductor a member of our dynamic team you will have the exceptional opportunity to help create the next generation of products that will delight and inspire millions of Apple customers every day. You will work to specify design verify and support lab bring-up of sophisticated digital and mixed-signal circuits with signal processing capabilities.

In this role you will be responsible for specifying and/or micro-architecting digital and signal processing blocks in sophisticated mixed-signal circuits. You will be responsible for RTL coding of blocks specified by you or others including implementation of DSP algorithms. You will also participate in the design verification and bring-up of such blocks by writing meaningful assertions debugging code and otherwise interacting with the design verification team. You will contribute to the lab bring-up of those circuits by potentially writing test scripts analyzing lab data proposing experiments and validating signal processing performance.

RTL Design u0026 Implementation: Develop and optimize RTL code in Verilog/SystemVerilog for mixed-signal digital blocks and signal processing pipelinesnnDSP Algorithm Translation: Collaborate with algorithm engineers to translate DSP concepts (filtering transforms modulation signal analysis) into efficient high-performance RTL implementationsnnDesign Verification: Write comprehensive assertions unit-level testbenches and participate in functional verification using industry-standard methodologiesnnIntegration u0026 Bring-up: Partner with cross-functional teams to integrate complex IPs validate performance in silicon and support lab characterizationnnCollaborative Problem-Solving: Work effectively with analog designers algorithm engineers verification specialists and system architects across disciplinary boundaries

Bachelors of Science in Electrical Engineering.

Front-end tools expertise (Verilog simulators linters clock-domain crossing checkers)nnSynthesis static timing analysis and design-for-test (DFT)nnSystemVerilog assertions checkers and advanced verification techniquesnnScripting languages (Perl Python)nnFormal verification and low-power design methodologiesnnHardware-software co-design and system-level optimizationnnHands-on DSP experience: signal processing concepts RTL algorithm implementation hardware optimization techniques (pipelining parallelization resource sharing)nnIntermediate to advanced GenAI proficiency: Using AI tools for SystemVerilog design validation optimization and understanding GenAI capabilities/limitations in hardware design