Principal Verification Engineer
Aliso Viejo, CA - USA
Job Summary
Please Note:To conform with the United States Government Space Technology Export Regulations the applicant must be a U.S. citizen lawful permanent resident of the U.S. conditional resident asylee or refugee (protected individuals as defined by 8 U.S.C. 1324b(a)(3)) or eligible to obtain the required authorizations from the U.S. Department of State.
This position is withJariet Technologies Inc. a subsidiary of CesiumAstro. Jariet is developing breakthrough technologies to permit digital communications technology to be applied at micro/mm-Wave speeds using standard CMOS processes. Jariet is well positioned to provide ASIC products into emerging markets in multi-antenna beamforming communications systems and wireless infrastructure as well as digital deployments into microwave point-to-point links and radar systems. We are actively seeking passionate collaborative energetic and forward-thinking individuals to join our team.
The Design Verification team is growing and has a need for a top talent principal level ASIC functional verification engineer. The position may also involve team or project this role you will be responsible for the development of leading edge verification methodologies for complex high speed digital communication SoCs.
- Design and implement verification test bench infrastructure and test cases for system chip and block level verification using the latest tools and SystemVerilog class libraries such as OVM UVM and VMM.
- Implement Pseudo-random and functional coverage verification methodologies.
- Develop functional test and verification plans.
- Work closely with the VLSI Design team to plan and implement design verification strategies.
- Minimum of 10 years of relevant experience with a Bachelor of Science (BS) degree in Computer Science Electrical Engineering or Computer Engineering or related engineering discipline or a minimum of 8 years of experience with a Masters degree.
- Proficiency in Pseudo-random and functional coverage verification methodologies.
- Strong working knowledge of SystemVerilog and its class libraries such as UVM OVM or VMM.
- Experience with SVA PSL or OVL assertions.
- Excellent written and verbal communication skills.
- Formal model checking tools (e.g. Cadence IFV Jasper).
- Experience with DSP and digital communications.
Required Experience:
Staff IC
About Company
CesiumAstro builds high-throughput, software-defined phased array communication payloads for airborne and in-orbit platforms.