Enter a job title or keyword

Principal, Design Verification Engineer, UAL and PCIe Subsystems

YK Solutions LLC


Job Location:

Santa Clara County, CA - USA

Monthly Salary: Not provided by the employer
Posted: 27 June 2026 (30+ days ago)
Application Deadline: 24 September 2026
Vacancies: 1 Vacancy

Job Summary

Position Title: Principal Design Verification Engineer UAL and PCIe Subsystems (Confidential Client)
Location: Santa Clara CA Onsite
Employment Type: Permanent


Compensation
  • Salary: $138000 - $317800/yr
  • Bonus: Yes
  • RSU and refresher RSUs
Position Summary

As part of the Design Verification Team at Our Client you will verify all of the circuitry that goes inside chips for the general market and for specific customers. These chips use cutting-edge technology to facilitate data transfers at high speeds and you will help verify that each design meets customers specifications whether theyre a major telecom organization or automotive company etc.

Primary Functions
  • Develop the architecture for a functional verification environment including reference models and bus-functional monitors and drivers and contribute to the methodology behind such development.
  • Write a verification test plan using random techniques and coverage analysis and work with designers to ensure it is complete.
  • Develop tests and tune the environment to achieve coverage goals. Debug failures and work with designers to resolve issues.
  • Verify boot code and architect develop and maintain tools to streamline the design of state-of-the-art multi-core SoCs.
  • Transform the requirements from the engineering teams into software tools that are both easy to use and scalable within a highly parallel compute environment.
  • Unit and regression testing of software tools.
Must-Haves
  • BS/MS/PhD in Computer Science Electrical Engineering or Computer Engineering 10-12 years of relevant professional experience.
  • Experience with System Verilog UVM.
  • Experience with writing a detailed test plan and building a sophisticated directed random-verification environment.
  • Experience with scripting language such as Python or Perl and EDA Verification tools.
  • Experience with Object-Oriented Design and implementation.
  • Good understanding of Linux O.S.
  • Good programming skills desired especially C and ARM assembly.
  • Prior working knowledge of UAL or PCIe protocols.
  • Diligent detail-oriented and willing to take initiative and handle assignments with minimal supervision.
  • Requires the ability to accept and work with differing opinions.
  • Cannot be a close-minded developer.
  • Must be able to learn on the fly and work in a fast-paced environment.