Enter a job title or keyword

LayoutMask Designer

Apple


Job Location:

Beaverton, OR - USA

Monthly Salary: Not provided by the employer
Posted: 7 November 2026 (Yesterday)
Application Deadline: 4 February 2027
Vacancies: 1 Vacancy

Job Summary

Imagine what you can do here. Apple is a place where extraordinary people gather to do their lives best work. Together we create products and experiences people once couldnt have imagined and now cant imagine living without. Its the diversity of those people and their ideas that inspires the innovation that runs through everything we do.

APPLE INC has the following available in Beaverton Oregon. Designing complex custom layout for digital circuits in deep SubMicron CMOS technologies. Reviewing and analyzing floorplans and complex circuits with circuit designers. Running a complete set of layout design verification tools available on megacells completed. Working with the circuit design team to plan schedule work and negotiate layout tradeoffs as needed. Analyzing of LVS DRC and ERC reports to find the fastest way to complete layouts. Utilizing advanced CAD tools mask design knowledge to layout corrections and robust physical design representation of circuits. Utilizing advanced layout techniques to come up with best in class PPA for critical designs. Performing EMIR simulations and apply necessary fixes to achieve robust power delivery. Reviewing the layouts designed by peers and provide improvement recommendations. Utilizing automated Pu0026R tools to speed up the layout execution of digital designs. 40 hours/week.

Masters degree or foreign equivalent in Electrical Engineering Computer Engineering Electronics Engineering or related field and 2 years of experience in the job offered or related 2 years of experience with each of the following skills is required:nnUtilizing knowledge in layout floor-planning standard cell planning u0026 hierarchical layout understanding of issues with RC delay electro migration self-heating u0026 cross capacitance to perform optimal wire prone layout structures failure and collaborating with other designers to identify and validating a robust power grid using IR simulation tools to avoid failure prone DRC u0026 LVS reports to build manufacturable knowledge of cadence virtuoso layout design tools for designing layout circuit and layout knowledge in creating low noise low power data paths and/or memory layout structures.

N/A

Required Experience:

IC


About Company

Company Logo

Ask Siri to name the most successful company in the world and it might respond: Apple. And it's not just out of familial pride. Apple consistently ranks highly in profit, revenue, market capitalization, and consumer cachet. In 2018, the company became the first reach a trillion dollar ... View more

View Profile View Profile