Enter a job title or keyword
DFT Engineers
Job Location:
Job Location:
Santa Clara County, CA - USA
Monthly Salary:
Not provided by the employer
Monthly Salary:
Posted:
18 June 2026 (30+ days ago)
Posted:
Application Deadline:
15 September 2026
Application Deadline:
Vacancies:
1 Vacancy
Vacancies:
Job Summary
Job title: DFT Engineer
Location: Santa Clara CA
Type of Hire: Full-time
Required Skills & Qualifications
5 years of hands-on experience in DFT and ATPG for SoC or ASIC designs
Strong understanding of DFT fundamentals including controllability observability and scan-based testing
Proven expertise in ATPG pattern generation analysis and debug
Experience with MBIST including memory test architectures and diagnostics
Knowledge of IO Test methodologies for interface and pin level validation
Solid understanding of clock DFT and clock verification concepts
Strong grasp of digital design and RTL fundamentals
Experience with industry standard DFT/ATPG EDA tools
Ability to work effectively in fast paced high performance semiconductor programs
Strong analytical problem solving and communication skills
Qualification:
BE
Location: Santa Clara CA
Type of Hire: Full-time
Required Skills & Qualifications
5 years of hands-on experience in DFT and ATPG for SoC or ASIC designs
Strong understanding of DFT fundamentals including controllability observability and scan-based testing
Proven expertise in ATPG pattern generation analysis and debug
Experience with MBIST including memory test architectures and diagnostics
Knowledge of IO Test methodologies for interface and pin level validation
Solid understanding of clock DFT and clock verification concepts
Strong grasp of digital design and RTL fundamentals
Experience with industry standard DFT/ATPG EDA tools
Ability to work effectively in fast paced high performance semiconductor programs
Strong analytical problem solving and communication skills
Qualification:
BE
