Design Infrastructure Engineer (Standard and Custom Cell Characterization) HBM

Our vision is to transform how the world uses information to enrich life for all.

Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence inspiring the world to learn communicate and advance faster than ever.

The Heterogeneous Integration Group (HIG) within Microns Technology and Products Group (TPG) leads the development of High Bandwidth Memory (HBM) solutions for AI and ML applications. Our modern designs use Through Silicon Via (TSV) technology. We stack multiple DRAM chips on a high-speed memory controller with a coordinated logic chip in one package. This new way improves memory density and bandwidth through parallelization. It aims to deliver the lowest power per bit solutions in the industry.

Micron is seeking a Design Infrastructure Engineer to build enable and scale characterization infrastructure and deliver generated IP to multiple advanced memory and logic designs.

This role involves characterizing standard and custom cells across multiple process technologies. These cover Micron internal nodes and external foundries including TSMC. The role supports several HBM product lines including HBM DRAM dies Logic dies (JEDEC and custom variants) and advanced 3D HBM architectures.

You will operate at the intersection of circuit design EDA infrastructure and silicon validation readiness delivering robust scalable and high-quality characterization flows that directly impact timing closure power modeling and product quality across next-generation HBM programs.

• Develop and maintain scalable infrastructure for standard cell and custom cell characterization including timing power noise and signal integrity modeling.

• Build reusable automated flows to support multi-corner multi-mode (MCMM) characterization across extensive PVT spaces and enable robust Liberty model generation validation and regression frameworks to ensure high-quality results for downstream design and signoff flows.

• Enable characterization across heterogeneous process technologies including Micron internal nodes and external foundries such as TSMC. Address technology-specific challenges such as variability layout-dependent effects aging and reliability and drive consistent methodologies that allow seamless portability and standardization across multiple process nodes.

• Support characterization requirements across diverse HBM product verticals including core dies multiple custom base dies and emerging advanced HBM architectures. Collaborate closely with design teams to define characterization requirements for specialized circuit classes such as TSV interfaces PHY-critical paths and high-speed datapath elements ensuring alignment with system-level performance and power targets.

• Integrate characterization flows into broader design and verification ecosystems by partnering with design verification and CAD teams. Drive improvements in model accuracy turnaround time and silicon correlation while establishing standard processes for corner definition quality metrics and data consistency across IPs and programs.

• Lead debug validation and continuous improvement efforts by root-causing mismatches between SPICE extracted views STA and silicon behavior. Develop metrics dashboards and automated checks to ensure completeness adaptability and quality of characterization data enabling reliable signoff and scalable deployment across future HBM programs.

• Bachelors or Masters Degree in Electrical Engineering or a related field along with strong fundamentals in CMOS digital and mixed-signal circuit design device physics and PVT variation.

• Hands-on experience with standard or custom cell characterization flowsincluding Liberty modeling (CCS/ECSM or equivalent) and SPICE-based simulationis essential.

• A solid understanding of STA flows and timing libraries combined with proficiency in scripting languages such as Python Perl or Tcl for automation is required.

• Experience in SiliconSmart or PrimeLib is required

• Experience working across multiple semiconductor process technologies is highly desirable.

• Experience in HBM DRAM or high-speed interface design is preferred particularly in environments involving advanced foundry PDKs such as TSMC nodes.

• Familiarity with high-speed PHY design TSV-aware design considerations and advanced modeling topics such as signal integrity EMIR effects aging and reliability will differentiate candidates.

• Prior exposure to infrastructure or methodology developmentbeyond just using characterization flowsis strongly valued as this role requires building scalable solutions rather than implementing predefined flows.

• Good understanding of Agentic AI or willingness to learn Agentic AI to help develop efficient workflow.

As a world leader in the semiconductor industry Micron is dedicated to your personal wellbeing and professional growth. Micron benefits are designed to help you stay well provide peace of mind and help you prepare for the future. We offer a choice of medical dental and vision plans in all locations enabling team members to select the plans that best meet their family healthcare needs and budget. Micron also provides benefit programs that help protect your income if you are unable to work due to illness or injury and paid family leave. Additionally Micron benefits include a robust paid time-off program and paid holidays. For additional information regarding the Benefit programs available please see the Benefits Guide posted on is proud to be an equal opportunity workplace and is an affirmative action employer. All qualified applicants will receive consideration for employment without regard to race color religion sex sexual orientation age national origin citizenship status disability protected veteran status gender identity or any other factor protected by applicable federal state or local laws.

To learn about your right to work click here.

To learn more about Micron please visit US Sites Only: To request assistance with the application process and/or for reasonable accommodations please contact Microns People Organization at or 1- (select option #3)

Micron Prohibits the use of child labor and complies with all applicable laws rules regulations and other international and industry labor standards.

Micron does not charge candidates any recruitment fees or unlawfully collect any other payment from candidates as consideration for their employment with Micron.

AI alert: Candidates are encouraged to use AI tools to enhance their resume and/or application materials. However all information provided must be accurate and reflect the candidates true skills and experiences. Misuse of AI to fabricate or misrepresent qualifications will result in immediate disqualification.

Fraud alert: Micron advises job seekers to be cautious of unsolicited job offers and to verify the authenticity of any communication claiming to be from Micron by checking the official Micron careers website in the About Micron Technology Inc.